← Back to Patent Explorer
US3593042A Expired / Lapsed US ⏱️ 0.0 years remaining

R. f. coupled line receiver with d. c. isolation

Assignee: TDK Micronas GmbH
•
Filing: 1968-09-23
•
Granted: 1971-07-13
•
Expires: 1988-09-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This is an electric circuit for receiving and converting a digital signal to a sinusoidal RF signal in one section of the circuit. This converted signal is then coupled to a second section of the circuit which is DC electrically isolated from the first section wherein said signal is then converted to its original form. Since each circuit section has a separate DC ground reference, the noise immunity of the overall circuit is improved.

Inventors

  • 👤 Charles R Cook Jr

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 22:55
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/0266; H04L25/0268

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 140 words
A circuit arrangement for eliminating noise from a given signal comprising: means for receiving a digital signal and converting said digital signal to an RF signal, said means having a first and second input and a first and second output terminal, the first input terminal of said receiving means representing a first DC ground reference; means for reconverting said RF signal to said digital signal, said reconverting means having a first and second input and a first and second output terminal, the first output terminal of said reconverting means representing a second DC ground reference; and means to couple said receiving means to said reconverting means, whereby the signal to noise ratio of said receiving circuit is improved by having the ground reference for said received digital signal DC electrically isolated from the ground reference for said reconverted digital signal.
Claim 2
Dependent Claim 140 words
A circuit arrangement for eliminating noise from a given signal comprising: means for receiving a digital signal and converting said digital signal to an RF signal, said means having a first and second input and a first and second output terminal, the first input terminal of said receiving means representing a first DC ground reference; means for reconverting said RF signal to said digital signal, said reconverting means having a first and second input and a first and second output terminal, the first output terminal of said reconverting means representing a second DC ground reference; and means to couple said receiving means to said reconverting means, whereby the signal to noise ratio of said receiving circuit is improved by having the ground reference for said received digital signal DC electrically isolated from the ground reference for said reconverted digital signal.
Claim 3
Dependent Claim 32 words
A circuit arrangement according to claim 1 wherein said receiving means is an oscillator circuit, and said digital signal activates said oscillator by operating as the source of power for said oscillator.
Claim 4
Dependent Claim 88 words
A circuit arrangement according to claim 1 wherein said coupling means include a first and second capacitor, said first capacitor being connected between said first output terminal of said receiving means and said first input terminal of said reconverting means, said second capacitor being connected between said second output terminal of said receiving means, and said second input terminal of said reconverting means, said capacitors providing DC ground isolation between said receiving means and said reconverting means, said isolation being determined by the breakdown voltage of said capacitors.
Claim 5
Dependent Claim 18 words
A circuit arrangement according to claim 3 wherein the capacitance of said capacitors is less than 10 pf.
Claim 6
Dependent Claim 120 words
A circuit arrangement according to claim 1 wherein said reconverting means is a detector circuit comprising an input diode having an anode and a cathode, and a transistor having an emitter base and collector, said cathode of said diode being connected to said base, said collector being connected to a supply voltage through a first resistor, means to connect said emitter to said anode of said diode, said emitter being connected to said second ground reference, the output of said detector circuit being obtained across the collector and emitter of said transistor so that when said RF signal is applied across said diode said transistor is always on and in the absence of said RF signal said transistor turns off.
Claim 7
Dependent Claim 14 words
A circuit arrangement according to claim 5 wherein said connecting means comprises a resistor.
Claim 8
Dependent Claim 90 words
A circuit arrangement according to claim 2 wherein said oscillator circuit includes a first, second, third, fourth and fifth transistor each having an emitter, base and collector, each collector being connected to said digital signal through a resistor, each emitter being connected to said first ground reference, said first collector being connected to said second base, said second collector being connected to said third and fifth base and said third collector being connected to said first and fourth base, said oscillator output being taken between said fourth and fifth collector.
Claim 9
Dependent Claim 27 words
A circuit according to claim 1, further comprising, amplifier means coupled to said reconverting means, said amplifier means having the same ground reference as said reconverting means.
Claim 10
Dependent Claim 141 words
A circuit according to claim 8 wherein said amplifying means includes a first, second, third, and fourth transistor each having an emitter, base and collector, said first and second emitters each being connected to said second ground reference through a resistor, said second and third collector each being connected to a supply voltage through a resistor, said first collector being connected to said supply voltage, said fourth emitter being connected to said second ground reference, said first emitter being connected to said second base, said second emitter being connected to said fourth base, said second collector being connected to said third base, said third emitter being connected to said fourth collector and said output being taken between said fourth collector and said second ground reference whereby the amplifier output is in phase with said digital signal received by said oscillator circuit.

References Cited (Backward Citations)

US2056824A Cited
US3320409A Cited
US3391249A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-07-12 1975-01-11 1975-07-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-07-12 1979-01-11 1979-07-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-07-12 1983-01-11 1983-07-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag