← Back to Patent Explorer
US3581068A Expired / Lapsed US ⏱️ 0.0 years remaining

Counter controlled digital limit detector

Assignee: USA
•
Filing: 1969-01-07
•
Granted: 1971-05-25
•
Expires: 1989-01-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A main counter of ''''n'''' stages counts in an additive direction and an auxiliary counter of ''''n'''' stages counts in an additive direction to gate 2 n -1 pulses into the main counter to effect a subtraction in a digital limit detector system. Alarm generating circuitry is activated when the count in the main counter reaches a preset number representing a limit in a monitored device.

Inventors

  • 👤 Robert D Wyatt

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 06:13
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/62; H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; H03K23/665; H03K5/00; H03K5/22; H03K5/26

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 275 words
In a digital alarm system, the improvement comprising: an alarm means for monitoring a digital apparatus, activating means for activating said alarm means when a digital quantity in said digital apparatus exceeds predetermined limits, said activating means comprising a main counter, an auxiliary counter, gating means controlled by said main counter for gating a signal to said alarm means when said digital quantity exceeds predetermined limits, means for incrementing and decrementing the count in said main counter, said decrementing means including said auxiliary counter, add signal input means for said incrementing means and a subtract signal input means for said decrementing means, means for inhibiting an alarm signal while an adD signal is present, means for inhibiting an alarm signal while said subtract signal is present, said decrementing means including a frequency generator, means for transmitting a pulse frequency from said frequency generator to said main counter and to said auxiliary counter to be counted therein, means for terminating the counting of said frequency when said auxiliary counter counts to a predetermined condition, means for presetting said auxiliary counter to a predetermined condition when said counting of said frequency is terminated, said add signal input means including a shaping multivibrator for shaping and transmitting said add signal to a first input of an add NOR gate, an add flip-flop connected to receive said add signal from said add NOR gate, said main counter being connected to receive said add signal from said add flip-flop, and inhibiting means connected to a second input of said add NOR circuit, whereby an add signal is inhibited when there is a subtract signal at said subtract signal input means.
Claim 2
Dependent Claim 275 words
In a digital alarm system, the improvement comprising: an alarm means for monitoring a digital apparatus, activating means for activating said alarm means when a digital quantity in said digital apparatus exceeds predetermined limits, said activating means comprising a main counter, an auxiliary counter, gating means controlled by said main counter for gating a signal to said alarm means when said digital quantity exceeds predetermined limits, means for incrementing and decrementing the count in said main counter, said decrementing means including said auxiliary counter, add signal input means for said incrementing means and a subtract signal input means for said decrementing means, means for inhibiting an alarm signal while an adD signal is present, means for inhibiting an alarm signal while said subtract signal is present, said decrementing means including a frequency generator, means for transmitting a pulse frequency from said frequency generator to said main counter and to said auxiliary counter to be counted therein, means for terminating the counting of said frequency when said auxiliary counter counts to a predetermined condition, means for presetting said auxiliary counter to a predetermined condition when said counting of said frequency is terminated, said add signal input means including a shaping multivibrator for shaping and transmitting said add signal to a first input of an add NOR gate, an add flip-flop connected to receive said add signal from said add NOR gate, said main counter being connected to receive said add signal from said add flip-flop, and inhibiting means connected to a second input of said add NOR circuit, whereby an add signal is inhibited when there is a subtract signal at said subtract signal input means.
Claim 3
Dependent Claim 112 words
The apparatus of claim 1, said subtract signal input means including a first subtract flip-flop for receiving a subtract signal, a subtract NOR gate with a first input connected to receive said subtract signal from said first subtract flip-flop, a second subtract flip-flop connected to receive said subtract signal from said subtract NOR gate and to transmit a control signal to said means for transmitting a pulse frequency from said frequency generator to said main counter and to said auxiliary counter, and inhibiting means connected to a second input of said subtract NOR gate, whereby a subtract signal is inhibited when there is an add signal at said add signal input means.
Claim 4
Dependent Claim 45 words
The apparatus of claim 2, wherein said means for transmitting a pulse frequency comprises a flip-flop connected to receive said pulse frequency from said frequency generating means and to distribute alternate pulses of said frequency to said main counter and to said auxiliary counter respectively.
Claim 5
Dependent Claim 127 words
The apparatus of claim 3, said means for inhibiting an alarm signal comprising an alarm NOR gate, inhibiting means connected from said add flip-flop to a first input of said alarm NOR gate, inhibiting means connected from said second subtract flip-flop to a second input of said alarm NOR gate, an alarm OR gate, (inhibiting means connected from the output of said alarm OR gate to a third input of said alarm NOR gate, inhibiting means connecting the outputs of respective stages of said main counter to respective inputs of said alarm OR gate, whereby said alarm NOR gate is inhibited from transmitting an alarm signal during the presence of an add signal, a subtract signal, or an inhibiting signal from any stage of said main counter.
Claim 6
Dependent Claim 52 words
The apparatus of claim 4, and including inhibiting means connected from the last stage of said main counter to a fourth input of said alarm NOR gate, whereby said alarm NOR gate is inhibited from passing an alarm signal when said last stage of said main counter is in a selected state.
Claim 7
Dependent Claim 79 words
The apparatus of claim 5, said alarm means including an alarm flip-flop connected to receive a signal from said alarm NOR gate, said means for terminating the counting of said frequency including means connecting an output of the last stage of said auxiliary counter to an input of said second subtract flip-flop, whereby said second subtract flip-flop is reset to inhibit said counting when said last stage of auxiliary counter changes from a first state to a second state.

References Cited (Backward Citations)

US2730300A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-05-24 1974-11-23 1975-05-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-05-24 1978-11-23 1979-05-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-05-24 1982-11-23 1983-05-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag