US3579235A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Collision avoidance readout on air traffic control radar beacon systems
Assignee: Bendix Corp
•
Filing: 1969-06-18
•
Granted: 1971-05-18
•
Expires: 1989-06-18
Abstract
Abstract A system for transmitting collision avoidance maneuvering information together with conventional air traffic control information by the same aircraft transponder. The transponder includes gating apparatus for adding in a serial format both the maneuvering and the control information in order to transmit a single combined response to a single air traffic controller interrogation.
Inventors
- 👤 Kenneth Luke Straub
- 👤 Wayne Gregory Shear
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 11:05
CPC Classifications
G; G01; G01S; G01S13/00; G01S13/74; G01S13/76; G01S13/78; G01S13/781; G01S13/88; G01S13/93; G01S13/933
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
123 words
In an aircraft having a collision avoidance system for generating maneuver command signals and an air traffic control transponder including means for storing various air traffic control information in a first parallel binary bit format and first means responsive to a received interrogation from an interrogator requesting a specific portion to a first serial binary bit format having predetermined normally unused bits, encoding means for inserting information identifying said maneuver commands into said first serial binary bit format comprising: second means for converting said maneuver command signals into a second serial binary bit format synchronously with said normally unused bits; and, means for combining said first and second serial binary bit formats into a serial binary bit train for transmission to said interrogator.
Claim 2
Dependent Claim
123 words
In an aircraft having a collision avoidance system for generating maneuver command signals and an air traffic control transponder including means for storing various air traffic control information in a first parallel binary bit format and first means responsive to a received interrogation from an interrogator requesting a specific portion to a first serial binary bit format having predetermined normally unused bits, encoding means for inserting information identifying said maneuver commands into said first serial binary bit format comprising: second means for converting said maneuver command signals into a second serial binary bit format synchronously with said normally unused bits; and, means for combining said first and second serial binary bit formats into a serial binary bit train for transmission to said interrogator.
Claim 3
Dependent Claim
55 words
Encoding means as recited in claim 1 wherein said second means comprises: means responsive to said maneuver command signals for formulating binary words in a second parallel bit format defining said maneuver commands; and, means for converting said second parallel bit format into said second serial binary bit format synchronously with said normally unused bits.
Claim 4
Dependent Claim
80 words
Encoding means as recited in claim 2 wherein said first means includes a timing means for generating pulses in accordance with a predetermined time schedule and a plurality of gates responsive to said pulses and said first parallel bit format for selecting in predetermined timed sequence certain of said first parallel bits, said plurality of gates being nonresponsive to predetermined of said pulses, said second means being responsive to said predetermined pulses for selecting certain of said second parallel bits.
Claim 5
Dependent Claim
57 words
Encoding means as recited in claim 3 wherein said second means comprises: a second plurality of gates, each said gate being qualified by a separate one of said predetermined pulses for passing a predetermined bit of said second parallel bits; and, means for combining in ordered timed sequence said bits passed by said second plurality of gates.
Claim 6
Dependent Claim
36 words
Encoding means as recited in claim 3 wherein said second means comprises a plurality of two-input coincident gates, each said coincident gate having as a second said input a separate one of said second parallel bits.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-05-17 | 1974-11-16 | 1975-05-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-05-17 | 1978-11-16 | 1979-05-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-05-17 | 1982-11-16 | 1983-05-18 | $7700.00 | Window Closed / Lapsed |