Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
74 words
A master/slave switching circuit arrangement as claimed in claim 1 wherein clock pulses are applied to the master switch through interconnected gate contacts of a pair of gating IGFET''s having their drain contacts connected respectively to the source contacts of the IGFET''s of the master pair and their source contacts connected to a first supply rail of opposite polarity to a second supply rail to which the master and slave load means are connected.
Claim 2
Dependent Claim
56 words
A master/slave switching circuit arrangement as claimed in claim 2 wherein each gating IGFET has connected in parallel with it one or more further gating IGFET''s such that the presence or absence of a signal on the gate contacts of these further gating IGFET''s controls the response of the master switch to an applied clock pulse.
Claim 3
Dependent Claim
53 words
A master/slave switching circuit arrangement as claimed in claim 3 wherein the load means comprises two IGFET''s hereinafter called the master load IGFET''s, which are associated respectively with a different one of the IGFET''s of the master pair and wherein the further load means comprises two IGFET''s hereinafter called the slave load IGFET''s.
Claim 4
Dependent Claim
70 words
A master/slave switching circuit arrangement as claimed in claim 4 wherein each of the slave load IGFET''s and each of the master load IGFET''s has its respective gate contact and drain contact connected to the said second supply rail its source contact being directly connected to the drain contact of the particular IGFET of the master pair or slave pair as the case may be with which it is associated.
Claim 5
Dependent Claim
44 words
A master/slave switching circuit arrangement as claimed in claim 5 wherein the coupling means interconnecting the slave and master switches comprise two IGFET''s herein called coupling IGFET''s which are arranged to interconnect the IGFET''s of the master pair with IGFET''s of the slave pair.
Claim 6
Dependent Claim
118 words
A master/slave switching circuit arrangement as claimed in claim 6 wherein one of the coupling IGFET''s has its gate contact connected to the drain contact of one of the IGFET''s of the master pair the source contacts of one of the coupling IGFET''s and the said one IGFET of the master pair being interconnected and the drain contact of the said one coupling IGFET being connected to the drain contact of one IGFET of the slave pair, thereby to couple one IGFET of the master pair with one IGFET of the slave pair, the other IGFET of the master pair and the other IGFET of the slave pair being similarly coupled by means of the other coupling IGFET.
Claim 7
Dependent Claim
33 words
A master/slave circuit arrangement as claimed in claim 7 comprising two additional pairs of IGFET''s utilized for ''''preset'''' and ''''clear'''' purposes and hereinafter referred to as first and second pairs of reset IGFET''s.
Claim 8
Dependent Claim
113 words
A master/slave circuit arrangement as claimed in claim 8 wherein the first reset pair of IGFET''s have their respective drain contacts connected respectively to the drain contacts of the IGFET''s of the master pair, their source contacts being connected to the said first supply rail and the second reset pair being similarly connected to the slave pair of IGFET''s, the gate contact of one IGFET of the first reset pair and the gate contact of one IGFET of the second reset pair being interconnected to form a clear pulse input line and the other gate electrodes of the first and second reset pairs of IGFET''s being interconnected to define a preset input line.
Claim 9
Dependent Claim
37 words
A master/slave switching circuit arrangement as claimed in claim 7, wherein the drain contacts of said slave pair of IGFET''s are cross connected with the gate contacts of the further gating IGFET''s to define a J-K flip-flop.
Claim 10
Dependent Claim
56 words
A plurality of master/slave circuit arrangements as claimed in claim 1 wherein the said circuit arrangements are connected serially, with the output of one said circuit arrangement feeding the input of another said circuit arrangement, clock pulses being applied to the said circuit arrangements over a common clock pulse line thereby to define a shift register.