← Back to Patent Explorer
US3577633A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a semiconductor device

Assignee: Hitachi Ltd
•
Filing: 1969-10-01
•
Granted: 1971-05-04
•
Expires: 1989-10-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of assembly of a transistor, wherein a lead support member and pairs of collector lead molds are punched in advance in a tape-shaped metal sheet; a lead support member corresponding to said lead support member and pairs of emitter-base lead molds are punched in another tape-shaped metal sheet; a collector electrode of a planar type transistor is put into contact with the center of said collector lead; the position of the end parts of the base and emitter leads with respect to the position of said collector lead is defined by piling up said two support members and thereby the end parts of said two leads are put into contact with said base and emitter electrodes of the transistor; all of said leads and electrodes corresponding thereto are coupled mutually by soldering; said transistor part is molded with resin; and said leads are removed from said respective support members.

Inventors

  • 👤 Makoto Homma
  • 👤 Toshiaki Saito

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:39
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/40; H10W70/421; H10W70/442; H10W70/481; H10W76/00; H10W76/10; H10W76/12; H10W76/13; H10W76/138; H10W76/40; H10W76/42; H10W76/47; H10W90/00; H10W90/701; H10W90/751; H10W90/753; H10W90/754; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49169; Y10T29/49171; Y10T29/49172

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 185 words
A method for manufacturing a semiconductor device which comprises the steps of: fabricating a semiconductor element having substantially parallel first and second principal surfaces, said element being provided with at least one conducting layer covering a portion of each of said principal surfaces; fabricating at least a first and a second sheet electrode structure, each of said electrode structures containing a connecting means to connect said electrode structures to the corresponding conducting layer of said semiconductor element, at least one lead joined to and extending from said connecting means and a means for supporting said lead joined to said lead; disposing said conducting layer on the first principal surface of the semiconductor element so as to contact said connecting means of the first electrode structure; disposing the connecting means of the second electrode structure so as to contact the conducting layer on the second principal surface of said semiconductor element by fixing said first and second electrode structures at the supporting means; and connecting each of said conducting layers of said semiconductor element to the corresponding connecting means of said first and second electrode structures.
Claim 2
Independent Claim 185 words
A method for manufacturing a semiconductor device which comprises the steps of: fabricating a semiconductor element having substantially parallel first and second principal surfaces, said element being provided with at least one conducting layer covering a portion of each of said principal surfaces; fabricating at least a first and a second sheet electrode structure, each of said electrode structures containing a connecting means to connect said electrode structures to the corresponding conducting layer of said semiconductor element, at least one lead joined to and extending from said connecting means and a means for supporting said lead joined to said lead; disposing said conducting layer on the first principal surface of the semiconductor element so as to contact said connecting means of the first electrode structure; disposing the connecting means of the second electrode structure so as to contact the conducting layer on the second principal surface of said semiconductor element by fixing said first and second electrode structures at the supporting means; and connecting each of said conducting layers of said semiconductor element to the corresponding connecting means of said first and second electrode structures.
Claim 3
Dependent Claim 59 words
A method as described in claim 1, further comprising the steps of: forming said semiconductor element, said connecting means of said first and second electrode structures connected to the conducting layers of the semiconductor element, into a unitary body with insulating cover material and sealing the same airtight; and separating the leads from said supporting means of said structures.
Claim 4
Dependent Claim 89 words
A method as described in claim 2, further comprising: forming an indentation in said connecting means of said first electrode structure; disposing said semiconductor element on said connecting means of said first electrode structure so that the conducting layer on said first principal surface contacts the bottom surface of said indentation; and applying an insulating cover material in a way to fill said indentation and cover said semiconductor element after said connecting means of said second electrode structure are fixed to the remaining conducting layers of said semiconductor element.
Claim 5
Dependent Claim 66 words
A method as described in claim 2, wherein said connecting means of said electrode structures are mutually piled up in a way to define the positional relation of said connecting means with respect to said conducting layers, and said leads are mechanically cut simultaneously from said connecting means of said electrode structures in a manner that said connecting means are fixed and the element is molded.
Claim 6
Independent Claim 373 words
A method for manufacturing a semiconductor device comprising: fabricating a first electrode struCture by forming a plurality of holes in a first band-shaped conducting sheet material so as to leave a plurality of elongated portions extending in a direction substantially perpendicular to the elongated direction of said first band-shaped conducting sheet material and equally spaced from and lying parallel to each other and a pair of side portions interposing said plurality of elongated portions and extending substantially parallel to the elongated direction of said band-shaped conducting sheet material; fabricating a second electrode structure by forming a hole in a second band-shaped conducting sheet material so as to leave a pair of second side portions extending in a direction substantially parallel to the elongated direction of said second band-shaped conducting sheet material and a plurality of first finger portions extending from one of said second side portions into the space between said second side portions and being equally spaced from and parallel to each other, and a plurality of second finger portions extending from the other of said second side portions into the space between said second side portions; wherein said plurality of elongated portions of said first electrode structure serve as said connecting means and as said lead and said side portions serve as said support member; and wherein said plurality of first and second finger portions of said second electrode structure serve as said connecting means at the free end thereof and as the lead, and said pair of second side portions serve as said support members; fabricating a semiconductor element having a first and second substantially parallel principal surfaces with a conducting layer on said first principal surface and two conducting layers on said second principal surface, each of said conducting layers covering only a portion of said surfaces; disposing the conducting layer on the first principal surface so as to be in contact with the connecting means of said first electrode structure; disposing said connecting means of said second electrode structure so as each of said connecting means contacts a different conducting layer on said second principal surface; connecting each of said conducting layers of said semiconductor element to the corresponding connecting means of said first and second electrode structure.
Claim 7
Independent Claim 373 words
A method for manufacturing a semiconductor device comprising: fabricating a first electrode struCture by forming a plurality of holes in a first band-shaped conducting sheet material so as to leave a plurality of elongated portions extending in a direction substantially perpendicular to the elongated direction of said first band-shaped conducting sheet material and equally spaced from and lying parallel to each other and a pair of side portions interposing said plurality of elongated portions and extending substantially parallel to the elongated direction of said band-shaped conducting sheet material; fabricating a second electrode structure by forming a hole in a second band-shaped conducting sheet material so as to leave a pair of second side portions extending in a direction substantially parallel to the elongated direction of said second band-shaped conducting sheet material and a plurality of first finger portions extending from one of said second side portions into the space between said second side portions and being equally spaced from and parallel to each other, and a plurality of second finger portions extending from the other of said second side portions into the space between said second side portions; wherein said plurality of elongated portions of said first electrode structure serve as said connecting means and as said lead and said side portions serve as said support member; and wherein said plurality of first and second finger portions of said second electrode structure serve as said connecting means at the free end thereof and as the lead, and said pair of second side portions serve as said support members; fabricating a semiconductor element having a first and second substantially parallel principal surfaces with a conducting layer on said first principal surface and two conducting layers on said second principal surface, each of said conducting layers covering only a portion of said surfaces; disposing the conducting layer on the first principal surface so as to be in contact with the connecting means of said first electrode structure; disposing said connecting means of said second electrode structure so as each of said connecting means contacts a different conducting layer on said second principal surface; connecting each of said conducting layers of said semiconductor element to the corresponding connecting means of said first and second electrode structure.
Claim 8
Independent Claim 204 words
A method of manufacturing a semiconductor device which comprises: disposing a semiconductor element, having substantially parallel first and second principal surfaces with at least one conducting layer covering a portion of each of said principal surfaces, on a first electrode structure, said structure comprising a connecting means to connect said electrode structure to one of said conducting layers on said semiconductor element, at least one lead joined to and extending from said connecting means and a support member branching from said lead for supporting said lead, so that the conducting layer on the first principal surface of the semiconductor element contacts said connecting means on said first electrode structure; disposing a second electrode structure, having at least one connecting means to connect said electrode structure to one of said conducting layers on said semiconductor element, at least one outgoing lead joined to and extending from said connecting means, and a support member branching from said lead for supporting said lead, so as to contact said connecting means with the conducting layer on said second principal surface of said semiconductor element; and connecting each of said conducting layers of said semiconductor element firmly to the corresponding connecting means of said first and second electrode structures.
Claim 9
Independent Claim 204 words
A method of manufacturing a semiconductor device which comprises: disposing a semiconductor element, having substantially parallel first and second principal surfaces with at least one conducting layer covering a portion of each of said principal surfaces, on a first electrode structure, said structure comprising a connecting means to connect said electrode structure to one of said conducting layers on said semiconductor element, at least one lead joined to and extending from said connecting means and a support member branching from said lead for supporting said lead, so that the conducting layer on the first principal surface of the semiconductor element contacts said connecting means on said first electrode structure; disposing a second electrode structure, having at least one connecting means to connect said electrode structure to one of said conducting layers on said semiconductor element, at least one outgoing lead joined to and extending from said connecting means, and a support member branching from said lead for supporting said lead, so as to contact said connecting means with the conducting layer on said second principal surface of said semiconductor element; and connecting each of said conducting layers of said semiconductor element firmly to the corresponding connecting means of said first and second electrode structures.
Claim 10
Independent Claim 232 words
A method of assembly of a transistor structure, comprising the steps of: forming a collector lead having a support member by punching a first metal sheet; punching a second metal sheet to form branch parts to be used as emitter and base leads; fabricating a transistor structure wherein a cOllector electrode is formed on a first principal surface and emitter and base electrodes are formed on a second principal surface opposite to said principal surface; positioning said collector electrode of said transistor substantially at the center of said collector lead; bending the free end portions of said emitter and base leads; superimposing and fixing said second metal sheet on said first metal sheet so that the bent free end portions of said emitter and base leads contact the corresponding emitter and base electrodes of said transistor structure; connecting each of said electrodes and the leads of said metal sheets; covering said transistor, each part of said two metal sheets connected to the electrodes of the transistor and the vicinity thereof with an insulating material, thus forming the same into one body; separating the leads from said first and second metal sheets and thereby providing a transistor structure which comprises said collector, base and emitter leads connected to the corresponding electrodes of the emitter, base and collector electrodes of said transistor and extending therefrom, and which is sealed airtightly with said insulating material.
Claim 11
Independent Claim 232 words
A method of assembly of a transistor structure, comprising the steps of: forming a collector lead having a support member by punching a first metal sheet; punching a second metal sheet to form branch parts to be used as emitter and base leads; fabricating a transistor structure wherein a cOllector electrode is formed on a first principal surface and emitter and base electrodes are formed on a second principal surface opposite to said principal surface; positioning said collector electrode of said transistor substantially at the center of said collector lead; bending the free end portions of said emitter and base leads; superimposing and fixing said second metal sheet on said first metal sheet so that the bent free end portions of said emitter and base leads contact the corresponding emitter and base electrodes of said transistor structure; connecting each of said electrodes and the leads of said metal sheets; covering said transistor, each part of said two metal sheets connected to the electrodes of the transistor and the vicinity thereof with an insulating material, thus forming the same into one body; separating the leads from said first and second metal sheets and thereby providing a transistor structure which comprises said collector, base and emitter leads connected to the corresponding electrodes of the emitter, base and collector electrodes of said transistor and extending therefrom, and which is sealed airtightly with said insulating material.
Claim 12
Independent Claim 291 words
A method of manufacturing semiconductor devices, comprising the steps of: fabricating a first metal plate including a pair of opposed strips and a plurality of first lead portions each bridging said pair of opposed strips; mounting a semiconductor element on each of said first lead portions, said element including at least two electrodes formed on a first major surface opposed to a second major surface and second major surface facing the corresponding first lead portion; fabricating a second metal plate including a pair of opposed strips corresponding to the pair of opposed strips of said first metal plate, a plurality of second lead portions each corresponding to one of said two electrodes of the respective element and branched from one of the opposed strips of the second metal plate, and a plurality of third lead portions each corresponding to the other of said two electrodes of the respective element and branched from the other of the opposed strips of the second metal plate; disposing said second metal plate on said first metal plate having said elements thereon so that the free end portion of each of said second and third lead portions contact the corresponding electrode on the semiconductor element and so that the strips of said second metal plate are superimposed on said first metal plate; connecting the second major surface and the two electrodes of each of said semiconductor elements with the corresponding first, second and third lead portions, respectively; covering each of the combination of the semiconductor element, the parts of the lead portions connected to the semiconductor element and the vicinity thereof with organic resinous material to form a unitary body; and separating the lead portions from said opposed strips of said first and second metal plates.
Claim 13
Independent Claim 291 words
A method of manufacturing semiconductor devices, comprising the steps of: fabricating a first metal plate including a pair of opposed strips and a plurality of first lead portions each bridging said pair of opposed strips; mounting a semiconductor element on each of said first lead portions, said element including at least two electrodes formed on a first major surface opposed to a second major surface and second major surface facing the corresponding first lead portion; fabricating a second metal plate including a pair of opposed strips corresponding to the pair of opposed strips of said first metal plate, a plurality of second lead portions each corresponding to one of said two electrodes of the respective element and branched from one of the opposed strips of the second metal plate, and a plurality of third lead portions each corresponding to the other of said two electrodes of the respective element and branched from the other of the opposed strips of the second metal plate; disposing said second metal plate on said first metal plate having said elements thereon so that the free end portion of each of said second and third lead portions contact the corresponding electrode on the semiconductor element and so that the strips of said second metal plate are superimposed on said first metal plate; connecting the second major surface and the two electrodes of each of said semiconductor elements with the corresponding first, second and third lead portions, respectively; covering each of the combination of the semiconductor element, the parts of the lead portions connected to the semiconductor element and the vicinity thereof with organic resinous material to form a unitary body; and separating the lead portions from said opposed strips of said first and second metal plates.

References Cited (Backward Citations)

US3118016A Cited
US3171187A Cited
US3298087A Cited
US3281628A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-05-03 1974-11-02 1975-05-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-05-03 1978-11-02 1979-05-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-05-03 1982-11-02 1983-05-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag