Patent US2488315A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3571479A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital electronic radar target generator

Assignee: Goodyear Aerospace Corp
•
Filing: 1969-06-30
•
Granted: 1971-03-16
•
Expires: 1989-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Digitized radar targets are stored in a memory matrix where range is ''''bit'''' oriented and azimuth is ''''word'''' oriented. Each word in the matrix represents an azimuth line segment of a target on a radar display and the bit position within a matrix word represents the target range, each bit being the smallest range unit defined by the resolution of the display. A computer identifies the location of all targets in the display matrix and transfers the data to parallel-to-serial shift registers which output serial pulse trains representative of the target words. Summing of the shift register outputs results in a signal having analogue characteristics and capable of use in a simulator visual display.

Inventors

  • 👤 Chris G Horattas
  • 👤 Richard A Hujar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:26
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/40; G01S7/4052; G01S7/4082

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 159 words
In a radar target generator for simulators having a visual display, the combination comprising: a. target storage means wherein range and azimuth are bit-word oriented in a digital matrix and providing an output indicative of target location and intensity; b. encoder means providing a digital output equivalent to a radar look angle; c. computer means coupled to and accepting the target and encoder means outputs to perform a coordinate transformation on each target and to output a signal identifying the location of all said targets; d. converter means coupled to the computer means output to provide a serial pulse train signal at its output; e. logic circuit means coupled to the encoder, computer, and converter means to provide timing synchronization of said means; and f. modifying means coupled to the converter means to provide summing, weighting, and amplification of the pulse train signal and outputting a signal having analogue characteristics and capable of use in a simulator visual display.
Claim 2
Dependent Claim 159 words
In a radar target generator for simulators having a visual display, the combination comprising: a. target storage means wherein range and azimuth are bit-word oriented in a digital matrix and providing an output indicative of target location and intensity; b. encoder means providing a digital output equivalent to a radar look angle; c. computer means coupled to and accepting the target and encoder means outputs to perform a coordinate transformation on each target and to output a signal identifying the location of all said targets; d. converter means coupled to the computer means output to provide a serial pulse train signal at its output; e. logic circuit means coupled to the encoder, computer, and converter means to provide timing synchronization of said means; and f. modifying means coupled to the converter means to provide summing, weighting, and amplification of the pulse train signal and outputting a signal having analogue characteristics and capable of use in a simulator visual display.
Claim 3
Dependent Claim 40 words
The target generator of claim 1 wherein targets are stored range-by-bit and azimuth-by-word in a digital matrix with a binary bit 1 describing a target element within a matrix word and the summation of matrix words describing a complete target.
Claim 4
Dependent Claim 26 words
The target generator of claim 2 wherein an additional word is stored in the matrix for each azimuth providing at least four levels of signal intensity.
Claim 5
Dependent Claim 39 words
The target generator of claim 1 wherein the converter means comprises at least two parallel-to-serial shift registers accepting the computer means output parallel-by-bit and serial-by-word and outputting a pulse whenever a binary bit 1 appears in a matrix word.
Claim 6
Dependent Claim 17 words
The target generator of claim 1 including means to provide additional target data to the computer means.
Claim 7
Dependent Claim 160 words
The target generator of claim 1 wherein the logic circuit means comprises: a. a PRF generator providing a start pulse at predetermined time intervals; b. control logic circuit means coupled to and accepting the start pulse from the PRF generator to provide an interrogate pulse to the encoder means and a start pulse to the converter means; c. counter means coupled to the computer means and accepting a range delay word from said cOmputer means to count down the least range to a target word; d. a free running multivibrator clock coupled to the counter means and the converter means to provide a shift frequency to said means; and e. an unblanking logic circuit means coupled to the counter, control, and modifying means to provide a time gate during which pulses from the converter means appear at the modifying means and providing a feedback signal to the control means to reset all circuits in preparation for a new PRF signal.
Claim 8
Independent Claim 132 words
A method of synthesizing a programmable radar signal for simulation of target displays comprising the steps of: a. storing a digitized target range by bit and azimuth by word wherein a binary bit 1 represents the smallest unit defining a target or portion thereof; b. providing a digital equivalent of an antenna angular position; c. combining the digitized target and antenna position information to provide a signal indicative of target location and intensity; d. converting the signal identifying said targets into a serial pulse train wherein a pulse appears where a binary bit 1 appears in an azimuth word; e. summing all pulse train signals to provide a signal having at least four levels of intensity; and f. amplifying the summed pulse train signals to provide an analogue representation for visual display.
Claim 9
Independent Claim 132 words
A method of synthesizing a programmable radar signal for simulation of target displays comprising the steps of: a. storing a digitized target range by bit and azimuth by word wherein a binary bit 1 represents the smallest unit defining a target or portion thereof; b. providing a digital equivalent of an antenna angular position; c. combining the digitized target and antenna position information to provide a signal indicative of target location and intensity; d. converting the signal identifying said targets into a serial pulse train wherein a pulse appears where a binary bit 1 appears in an azimuth word; e. summing all pulse train signals to provide a signal having at least four levels of intensity; and f. amplifying the summed pulse train signals to provide an analogue representation for visual display.

References Cited (Backward Citations)

US3159705A Cited
US3445577A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-03-15 1974-09-14 1975-03-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-03-15 1978-09-14 1979-03-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-03-15 1982-09-14 1983-03-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag