← Back to Patent Explorer
US3564537A Expired / Lapsed US ⏱️ 0.0 years remaining

Electrographic recorder with series connected gates in a decoding matrix driving an array of electrodes

Assignee: Varian Medical Systems Inc
•
Filing: 1967-08-21
•
Granted: 1971-02-16
•
Expires: 1987-08-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract AN ELECTROGRAPHIC RECORDER IS DISCLOSED EMPLOYING AN ARRAN OF WRITING ELECTRODES DISPOSED CROSSWISE OF AN ELECTROGRAPHIC RECORDING WEB. THE RECORDER INCLUDES AN INPUT CHANNEL HAVING AN ANALOG-TO-DIGITAL CONVERTER MEANS FOR CONVERTING ANALOG INPUT SIGNALS INTO BINARY CODED DECIMAL DATA OUTPUTS. THE OUTPUTS ARE FED TO FIRST AND SECOND DIGIT DECODER LOGIC CIRCUITS EACH PRODUCING 10 LINE DECIMAL OUTPUT SIGNALS FED TO A ONE-OUT-OR-100 DECODER MATRIC WHICH DECODES THE 10 LINE DECIMAL OUTPUTS TO PRODUCE 100 LINE OUTPUT FOR DRIVING A 100 ELECTRODE ARRAY TO RECORD THE INPUT SIGNAL ON THE ELECTROGRAPHIC WEB. THE ONE-OUTOF-A-100 DECODER MATRIX INCLUDES A SERIES CONNECTION OF FIRST AND SECOND HIGH VOLTAGE GATING TRANSISTORS. THERE ARE 100 FIRST GATING TRANSISTORS, THERE BEING ONE TRANSISTOR FOR EACH OF THE ELECTRODES OF THE WRITING ARRAY. THE CONTROL ELECTRODES FOR THE FIRST GATING TRANSISTORS ARE GANGED TOGETHER IN GROUPS OF 10 WITH EVERY TENTH TRANSISTOR GANGED TOGETHER AND FED BY ONE OF THE 10 LINE DECIMAL OUTPUTS OF THE FIRST DIGIT DECODER. THERE ARE 10 SECOND GATING TRANSISTORS SERIES CONNECTED WITH THE FIRST TRANSISTORS WITH ONE TRANSISTOR SERIES CONNECTED WITH EACH GROUP OF 10 FIRST TRANSISTOR GATES. THE SECOND GATING TRANSISTORS ARE DRIVEN FROM THE OUTPUT DECODER SIGNALS DERIVED FROM THE SECOND DIGIT DECODER. THE SERIES CONNECTED FIRST AND SECOND GATING TRANSISTORS FORM A DECODING MATRIX OF 100 AND GATES FOR APPLYING THE RELATIVELY HIGH ELECTROSTATIC WRITING POTENTIAL TO THE SELECTED WRITING ELECTRODE FOR REPRODUCING THE INPUT SIGNAL ON THE RECORDING MEDIUM.

Inventors

  • 👤 Fred Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 14:06
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/66; H03M1/74; Y; Y10; Y10S; Y10S347/00; Y10S347/90

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-02-15 1974-08-17 1975-02-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-02-15 1978-08-17 1979-02-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-02-15 1982-08-17 1983-02-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag