US3562592A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit assembly
Assignee: International Standard Electric Corp
•
Filing: 1969-04-24
•
Granted: 1971-02-09
•
Expires: 1989-04-24
Abstract
Abstract This is a hybrid integrated circuit assembly with an insulating substrate having two sets of conductive or resistive tracks disposed on both sides of integrated circuit chips. The interconnections between the chips and the tracks are kept orderly and short by running at right angles to the tracks. By placing edges of the chips at 45* to the tracks, there is no crossover problem for the interconnections.
Inventors
- 👤 Reginald Bejamin William Cooke
- 👤 Francis Brian Robinson
- 👤 Peter Ernest Radley
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 12:39
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H01; H01C; H01C17/00; H01C17/06; H10W70/611; H10W72/00; H10W72/50; H10W72/541; H10W72/5445; H10W72/551; H10W72/552; H10W72/5524; H10W90/00; H10W90/701; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
110 words
An electric circuit assembly comprising: an insulating substrate having on one major surface thereof two spaced parallel sets of parallel continuous and interrupted printed conductors; a plurality of individual integrated circuit chips spaced along and mounted on the substrate in the space between said two sets of printed conductors, all the edges of said chips being at an angle to the direction of said printed conductors, each of said chips having electrical contacts formed on a surface thereof, said contacts being adjacent each of the edges of said chips; and wires interconnecting said contacts and said printed conductors and extending at right angles to the direction of said printed conductors.
Claim 2
Dependent Claim
110 words
An electric circuit assembly comprising: an insulating substrate having on one major surface thereof two spaced parallel sets of parallel continuous and interrupted printed conductors; a plurality of individual integrated circuit chips spaced along and mounted on the substrate in the space between said two sets of printed conductors, all the edges of said chips being at an angle to the direction of said printed conductors, each of said chips having electrical contacts formed on a surface thereof, said contacts being adjacent each of the edges of said chips; and wires interconnecting said contacts and said printed conductors and extending at right angles to the direction of said printed conductors.
Claim 3
Dependent Claim
32 words
An electric circuit assembly as claimed in claim 1 in which the integrated circuit chips are mounted on the substrate with their edges at 45* to the direction of the printed conductors.
Claim 4
Dependent Claim
26 words
An electric circuit assembly as claimed in claim 1 in which each of said integrated circuit chips is surrounded by a frame of a printed conductor.
Claim 5
Dependent Claim
24 words
An electric circuit assembly as claimed in claim 3 in which at least some of the said frames are interconnected by a printed conductor.
Claim 6
Dependent Claim
24 words
An electric circuit assembly as claimed in claim 3 in which at least one of said frames is formed by an interrupted printed conductor.
Claim 7
Dependent Claim
24 words
An electric circuit assembly as claimed in claim 1 in which said integrated circuit chips are mounted in a straight line on said substrate.
Claim 8
Dependent Claim
40 words
An electric circuit assembly as claimed in claim 1 in which included on said substrate surface is a printed resistor or resistor network included in or connected to the printed conductors of one or both of said sets of conductors.
Claim 9
Dependent Claim
31 words
An electric circuit assembly as claimed in claim 1 in which each of the sets of printed conductors includes an array of terminal areas adjacent to an edge of the substrate.
Claim 10
Dependent Claim
42 words
An electric circuit assembly as claimed in claim 8 in which the substrate and all the components thereon is potted in a suitable container, with terminal wires for external connection extending from said terminal areas through the bottom wall of the container.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-02-08 | 1974-08-10 | 1975-02-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-02-08 | 1978-08-10 | 1979-02-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-02-08 | 1982-08-10 | 1983-02-09 | $7700.00 | Window Closed / Lapsed |