US3562498A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reversible counter apparatus
Assignee: NAT RES DEV
•
Filing: 1968-01-08
•
Granted: 1971-02-09
•
Expires: 1988-01-08
Abstract
Abstract A reversible counter apparatus for counting complete cycles of sequential changes in input signals which pass through a sequence of first, second, third and fourth distinct conditions in each complete cycle of changes, for keeping an accurate count of complete cycles of changes in adverse conditions. It comprises a first sequential gating means for producing an output whenever the input signals change from the fourth condition to the first condition with no intervening occurrence of the second condition, a second sequential gating means for producing an output whenever the input signals change from the first condition to the fourth condition with no intervening occurrence of the third condition, first bistable means connected to both gating means, second bistable means connected to the first bistable means and having inputs connected to set it in response to any occurrence of the third condition while the first bistable means is set and to reset it on any occurrence of the third condition and also whenever said first bistable means is reset, third bistable means connected to the first bistable means and having inputs connected to set it on any occurrence of the second condition while the first bistable means is reset and to reset it on any occurrence of the third condition and also whenever the first bistable means is set, and a reversible counter connected to the second and third bistable means. The invention is applicable to laser range finders and distance-measuring apparatus using fringe-counting techniques. Visual indicators may be provided to allow incremental parts of cycles to be measured.
Inventors
- 👤 Peter James Darling
- 👤 Albert Norman John Uren
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 19:51
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/22; H03K5/26; G; G01; G01D; G01D5/00; G01D5/12; G01D5/244; G01D5/245; G01D5/2451; G01D5/26; G01D5/266
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
366 words
A reversible counter apparatus for counting complete cycles of sequential changes in input signals which pass through a sequence comprising at least first, second, third and fourth distinct conditions in each complete cycle of changes, said apparatus comprising: first sequential gating means for producing an output whenever the input signals change from the fourth condition to the first condition with no intervening occurrence of the second condition; second sequential gating means for producing an output whenever the input signals change from the first condition to the fourth condition with no intervening occurrence of the third condition; first bistable means, having a setting input connected to receive the output of said first sequential gating means and a resetting input connected to receive the output of said second sequential gating means; second bistable means, having setting input means connected to said first bistable means for putting said second bistable means into a set condition in response to any occurrence of the third condition of the input signals while said first bistable means is set, and having resetting input means connected to said first bistable means for putting said second bistable means in to a reset condition on any occurrence of the second condition of the input signals and also whenever said first bistable element is reset; third bistable means, having setting input means connected to said first bistable means for putting said third bistable means into a set condition on any occurrence of the second condition of the input signals while said first bistable means is reset, and having resetting input means connected to said first bistable means for putting said third bistable means into a reset condition on any occurrence of the third condition of the input signals and also whenever said first bistable means is set; and reversible counter means, connected to said second bistable means and said third bistable means, for making a count in one direction in response to any occurrence of the first condition of the input signals while said second bistable means is set and making a count in the reverse direction in response to any occurrence of the fourth condition of the input signals while said third bistable means is set.
Claim 2
Dependent Claim
366 words
A reversible counter apparatus for counting complete cycles of sequential changes in input signals which pass through a sequence comprising at least first, second, third and fourth distinct conditions in each complete cycle of changes, said apparatus comprising: first sequential gating means for producing an output whenever the input signals change from the fourth condition to the first condition with no intervening occurrence of the second condition; second sequential gating means for producing an output whenever the input signals change from the first condition to the fourth condition with no intervening occurrence of the third condition; first bistable means, having a setting input connected to receive the output of said first sequential gating means and a resetting input connected to receive the output of said second sequential gating means; second bistable means, having setting input means connected to said first bistable means for putting said second bistable means into a set condition in response to any occurrence of the third condition of the input signals while said first bistable means is set, and having resetting input means connected to said first bistable means for putting said second bistable means in to a reset condition on any occurrence of the second condition of the input signals and also whenever said first bistable element is reset; third bistable means, having setting input means connected to said first bistable means for putting said third bistable means into a set condition on any occurrence of the second condition of the input signals while said first bistable means is reset, and having resetting input means connected to said first bistable means for putting said third bistable means into a reset condition on any occurrence of the third condition of the input signals and also whenever said first bistable means is set; and reversible counter means, connected to said second bistable means and said third bistable means, for making a count in one direction in response to any occurrence of the first condition of the input signals while said second bistable means is set and making a count in the reverse direction in response to any occurrence of the fourth condition of the input signals while said third bistable means is set.
Claim 3
Dependent Claim
237 words
Reversible counter apparatus as in claim 1, also comprising: first condition-sensitive means for providing an output in response to any occurrence of the first condition of the input signals; second condition-sensitive means for providing an output in response to any occurrence of the second condition of the input signals; third condition-sensitive means for providing an output in response to any occurrence of the third condition of the input signals; fourth condition-sensitive means for providing an output in response to any occurrence of the fourth condition in the input signals; wherein the said first sequential gating means comprises: fourth bistable means having a setting input connected to receive the output of said fourth condition-sensitive means and a resetting input connected to receive the output of said second condition-sensitive means; and coincidence gating means connected to said fourth bistable means for producing the said output in response to any occurrence of the first condition of the input signals while said fourth bistabLe means is set, wherein the said second sequential gating means comprises; fifth bistable means having a setting input connected to receive the output of said first condition-sensitive means and a resetting input connected to receive the output of said third condition-sensitive means, and coincidence gating means connected to said fifth bistable means for producing the said output in response to any occurrence of the fourth condition of the input signals while said fifth bistable means is set.
Claim 4
Dependent Claim
71 words
A reversible counter apparatus for counting complete cycles of sequential changes of at least two variable input signals which pass through a sequence comprising at least first, second, third and fourth distinct combinations of values of the said variable input signals, comprising apparatus as in claim 10 and wherein each of the said condition-sensitive means comprises a coincidence gate circuit connected to receive at least two of said variable input signals.
Claim 5
Dependent Claim
55 words
A reversible counter apparatus as in claim 2 and also comprising: first, second, third and fourth visual indicators respectively connected to the first, second, third and fourth condition-sensitive means for indicating the occurrence of the first, second, third and fourth conditions respectively; and visual indicator means for displaying the state of the first bistable circuit.
Claim 6
Dependent Claim
109 words
Reversible counter apparatus as in claim 2 wherein: said second bistable means comprises a bistable element and setting input means in the form of a coincidence gate circuit having one input connected to said first bistable means, another input connected to receive the output of said third condition-sensitive means, and an output connected to the said bistable element; and said third bistable means comprises a bistable element and setting input means in the form of a coincidence gate circuit having one input connected to said first bistable means, another input connected to receive the output of said second condition-sensitive means and an output connected to the said bistable element.
References Cited (Backward Citations)
US2656106A
Cited
US2918215A
Cited
US2833476A
Cited
US3015064A
Cited
US3165680A
Cited
US3255378A
Cited
US3408484A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-02-08 | 1974-08-10 | 1975-02-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-02-08 | 1978-08-10 | 1979-02-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-02-08 | 1982-08-10 | 1983-02-09 | $7700.00 | Window Closed / Lapsed |