Pulse width modulated bridge power amplifier with memory and lockout logic
Abstract
Abstract A PULSE WIDTH MODULATED BRIDGE POWER AMPLIFIER WITH MEMORY AND LOCKOUT LOGIC COMPRISED BY AT LEAST FIRST, SECOND, THIRD AND FOURTH GATE CONTROLLED POWER SEMICONDUCTOR DEVICES SUCH AS TRANSISTORS CONNECTED IN THE FORM OF A WHEATSTONE BRIDGE WITH ONE SET OF DIAGONALLY OPPOSED TERMINALS OF THE POWER BRIDGE BEING CONNECTED ACROSS A PAIR OF POWER SUPPLY TERMINALS AND AN ELECTRIC LOAD BEING CONNECTED ACROSS THE REMAINING SET OF DIAGONALLY OPPOSED TERMINALS. THE BRIDGE IS COMPRISED SUCH THAT THE FIRST AND SECOND POWER SEMICONDUCTOR DEVICES SUPPLY LOAD CURRENT THROUGH THE LOAD IN ONE DIRECTION AND THE THIRD AND FOURTH POWER SEMICONDUCTOR DEVICES SUPPLY LOAD CURRENT THE LOAD IN THE OPPOSITE DIRECTION. THE MEMORY LOGIC AND LOCKOUT GATING CIRCUIT IS COUPLED TO THE CONTROL GATES OF THE POWER GATE CONTROLLED SEMICONDUCTOR DEVICES FOR SELECTIVELY GATING ON AND LOCKING OUT OPERATION OF DESIRED ONES OF THE DEVICES TO THEREBY PROVIDE PROPORTIONALLY CONTROLLED AMOUNTS OF EXCITATION CURRENT OF A DESIRED POLARITY THROUGH THE LOAD. THE MEMORY AND LOCKOUT LOGIC GATING CIRCUIT COMPRISES A POLARITY DETERMINING INPUT CIRCUIT FOR PROVIDING PULSE WIDTH MODULATED, REVERSIBLE POLARITY, INPUT CONTROL SIGNALS INDICATIVE OF THE POLARITY AND MAGNITUDE OF THE EXCITATION CURRENT TO BE SUPPLIED TO THE LOAD.
Inventors
- 👤 Donald F Brennan
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-02-01 | 1974-08-03 | 1975-02-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-02-01 | 1978-08-03 | 1979-02-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-02-01 | 1982-08-03 | 1983-02-02 | $7700.00 | Window Closed / Lapsed |