US3554877A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making printed circuit assemblies
Assignee: United States Department of the Army
•
Filing: 1968-02-07
•
Granted: 1971-01-12
•
Expires: 1988-02-07
Abstract
Abstract THE INVENTION HEREIN IS CONCERNED WITH A METHOD OF MAKING DOUBLE-SIDED OR MULTILAYER PRINTED CIRCUIT BOARDS WITH HOLE-FREE TERMINAL LEADS ON ONE SURFCE OF THE BOARD FOR ATTACHMENT OF WIRE LEADS WHILE PROVIDING ELECTRICAL INTERCONNECTION BETWEEN CONDUCTIVE LAYERS.
Inventors
- 👤 Robert R Geisler
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 20:59
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/40; H05K3/42; H05K3/429; H05K3/0011; H05K3/0017; H05K3/002; H05K3/423; H05K2201/00; H05K2201/01; H05K2201/0137; H05K2201/0166; H05K2201/03; H05K2201/0332; H05K2201/0335; H05K2201/0355; H05K2201/0388; H05K2201/0394; H05K2201/09; H05K2201/09209; H05K2201/095; H05K2201/09509; H05K2203/00; H05K2203/11; H05K2203/1184; H05K3/38; H05K3/386; H05K3/46; H05K3/4644; H05K3/4652
Claims Analysis
Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-01-11 | 1974-07-13 | 1975-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-01-11 | 1978-07-13 | 1979-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-01-11 | 1982-07-13 | 1983-01-12 | $7700.00 | Window Closed / Lapsed |