← Back to Patent Explorer
US3553390A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit arrangement for suppressing switch transients in devices for the magnetic storage of video signals employing a plurality of magnetic heads

Assignee: Parker Hannifin Corp
•
Filing: 1967-09-12
•
Granted: 1971-01-05
•
Expires: 1987-09-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a system for magnetically storing video signals segments in transverse tracks on a magnetic tape, and for detecting and reproducing those recorded signals into a continuous signal by angularly spaced magnetic heads arranged on the periphery of a rotating wheel, a circuit to suppress the effects of interference impulse signals developed during switching from one head to the other bypassing the combined signal from the several heads in operating sequence through a delay line which can be bypassed by a switch. The delay line delays the signal for an interval slightly longer than the duration of the interference impulse and during that delay the undelayed signal is transmitted through the direct bypass switch around the delay line, whereby the interference impulse signal expires in the delay line.

Inventors

  • 👤 Gerhard Krause

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 20:04
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/76; H04N5/91; H04N5/911; H04N5/93

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 218 words
A video signal system in which video signals are sequentially stored in transverse tracks on an elongated magnetic tape, and then detected and reproduced by magnetic heads sequentially arranged on the periphery of a rotating wheel, with the tracks arranged to provide partial overlap of signals reproduced from said tracks, comprising: switching means operated by a switching pulse for sequentially combining the signals from said detecting and reproducing heads; said switching means giving rise to interference signals during the period of said switching pulse; an output circuit; delay line means for conducting and delaying said combined signals from said switching means to said output circuit; said delay being for a period slightly larger than the period of the switching pulse; bypass circuit means for conducting said combined signals directly to said output circuit without delay and around said delay line means during the interval of said interference signal; and timing means for controlling said switching means by said switching pulse for combining the head signals, and for synchronously controlling said bypass circuit means to bypass said combined signal around said delay line to said output circuit during the interval of said interference signal to maintain signal continuity in said output circuit while intErference impulse signals generated at the track discontinuities are permitted to expire in the delay line.
Claim 2
Dependent Claim 218 words
A video signal system in which video signals are sequentially stored in transverse tracks on an elongated magnetic tape, and then detected and reproduced by magnetic heads sequentially arranged on the periphery of a rotating wheel, with the tracks arranged to provide partial overlap of signals reproduced from said tracks, comprising: switching means operated by a switching pulse for sequentially combining the signals from said detecting and reproducing heads; said switching means giving rise to interference signals during the period of said switching pulse; an output circuit; delay line means for conducting and delaying said combined signals from said switching means to said output circuit; said delay being for a period slightly larger than the period of the switching pulse; bypass circuit means for conducting said combined signals directly to said output circuit without delay and around said delay line means during the interval of said interference signal; and timing means for controlling said switching means by said switching pulse for combining the head signals, and for synchronously controlling said bypass circuit means to bypass said combined signal around said delay line to said output circuit during the interval of said interference signal to maintain signal continuity in said output circuit while intErference impulse signals generated at the track discontinuities are permitted to expire in the delay line.
Claim 3
Dependent Claim 68 words
A video signal system, as in claim 1, in which said switching means, for combining signals from said detecting heads, include separate switching means for each detecting head, and said separate switching means are time controlled by said timing means for sequentially combining the signals detected from said tracks to provide a continuous track signal to said delay line, with partial overlap of the successive track signal sections.
Claim 4
Dependent Claim 56 words
A video signal system, as in claim 2, in which said bypass circuit means include switching means; and pulsing means are provided, and are controlled by said timing means for controlling said switching means to close said bypass circuit for substantially the duration of said partial overlap of the track signal sections within the delay line.
Claim 5
Dependent Claim 21 words
A video signal system, as in claim 3, in which said switching means for the bypass circuit consist of transistor means.

References Cited (Backward Citations)

US2996576A Cited
GB931525A Cited
US3099708A Cited
US3346702A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-01-04 1974-07-06 1975-01-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-01-04 1978-07-06 1979-01-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-01-04 1982-07-06 1983-01-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag