← Back to Patent Explorer
US3431501A Expired / Lapsed US ⏱️ 0.0 years remaining

Solid state interpolator

Assignee: United States Department of the Army
•
Filing: 1966-01-03
•
Granted: 1969-03-04
•
Expires: 1986-01-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Charles E David
  • 👤 Hollis W O'mary

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 17:40
CPC Classifications
G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/285; G01S7/288; G06; G06G; G06G7/00; G06G7/12; G06G7/30

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 164 words
AN INTERPOLATOR CIRCUIT MEANS FOR PRODUCING AN OUTPUT PULSE IN RESPONSE TO FIRST AND SECOND INPUT PULSES, SAID INTERPOLATOR CIRCUIT MEANS COMPRISING: A FIRST PEAK HOLD CIRCUIT HAVING A FIRST INPUT TERMINAL AND A FIRST OUTPUT TEMINAL; A SECOND PEAK HOLD CIRCUIT HAVING A SECOND INPUT TERMINAL AND A SECOND OUTPUT TERMINAL, SAID FIRST INPUT TERMINAL BEING ADATPED TO RECEIVE SAID FIRST INPUT PULSE, SAID SECOND INPUT TERMINAL BEING ADAPTED TO RECEIVE SAID SECOND INPUT PULSE; SUMMING-INTEGRATING MEANS HAVING THIRD AND FOURTH INPUT TERMINALS CONNECTED RESPECTIVELY TO SAID FIRST AND SECOND OUTPUT TERMINAL, AND SUMMING-INTEGRATING MEANS HAVING A THIRD OUTPUT TERMINALS, SAID SUMMING-INTEGRAGING MEANS SUMMING AND INTEGRATING SAID OUTPUTS FROM SAID FIRST AND SECOND PEAK HOLD CIRCUITS AT SAID FIRST AND SECOND OUTPUT TERMIAL AND PROVIDING A POSITIVE RAMP VOLTAGE AT SAID THIRD OUTPUT TERMINAL; ADDER MEANS HAVING FIFTH AND SIXTH INPUT TERMIALS AND A FOURTH OUTPUT TERMINAL, WITH SAID FIFTH AND SIXTH INPUT TERMINALS CONNECTED RESPECTIVELY TO SAID THIRD AND SECOND OUTPUT TER-
Claim 2
Dependent Claim 164 words
AN INTERPOLATOR CIRCUIT MEANS FOR PRODUCING AN OUTPUT PULSE IN RESPONSE TO FIRST AND SECOND INPUT PULSES, SAID INTERPOLATOR CIRCUIT MEANS COMPRISING: A FIRST PEAK HOLD CIRCUIT HAVING A FIRST INPUT TERMINAL AND A FIRST OUTPUT TEMINAL; A SECOND PEAK HOLD CIRCUIT HAVING A SECOND INPUT TERMINAL AND A SECOND OUTPUT TERMINAL, SAID FIRST INPUT TERMINAL BEING ADATPED TO RECEIVE SAID FIRST INPUT PULSE, SAID SECOND INPUT TERMINAL BEING ADAPTED TO RECEIVE SAID SECOND INPUT PULSE; SUMMING-INTEGRATING MEANS HAVING THIRD AND FOURTH INPUT TERMINALS CONNECTED RESPECTIVELY TO SAID FIRST AND SECOND OUTPUT TERMINAL, AND SUMMING-INTEGRATING MEANS HAVING A THIRD OUTPUT TERMINALS, SAID SUMMING-INTEGRAGING MEANS SUMMING AND INTEGRATING SAID OUTPUTS FROM SAID FIRST AND SECOND PEAK HOLD CIRCUITS AT SAID FIRST AND SECOND OUTPUT TERMIAL AND PROVIDING A POSITIVE RAMP VOLTAGE AT SAID THIRD OUTPUT TERMINAL; ADDER MEANS HAVING FIFTH AND SIXTH INPUT TERMIALS AND A FOURTH OUTPUT TERMINAL, WITH SAID FIFTH AND SIXTH INPUT TERMINALS CONNECTED RESPECTIVELY TO SAID THIRD AND SECOND OUTPUT TER-

References Cited (Backward Citations)

US3043516A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1972-03-03 1972-09-02 1973-03-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1976-03-03 1976-09-02 1977-03-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1980-03-03 1980-09-02 1981-03-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag