← Back to Patent Explorer
US3422283A Expired / Lapsed US ⏱️ 0.0 years remaining

Normal and associative read out circuit for logic memory elements

Assignee: Motorola Solutions Inc
•
Filing: 1965-07-15
•
Granted: 1969-01-14
•
Expires: 1985-07-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Donald E Murray
  • 👤 Walter C Seelbach

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 05:16
CPC Classifications
G; G11; G11C; G11C15/00; G11C15/04; H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/086; H03K19/0866

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 121 words
A READ OUR GATE CIRCUIT FOR USE WITH A MEMORY CIRCUIT ADAPTED TO STORE FIRST AND SECOND DATA SIGNALS ONE AT A TIME, SAID READ OUT GATE CIRCUIT IN COMBINATION, POWER SUPPLY MEANS FOR PROVIDING A CURRENT, FIRST AND SECOND CURRENT PATHS COUPLED TO SAID POWER SUPPLY MEANS, IMPEDANCE MEANS COMMON TO EACH OF SAID FIRST AND SECOND CURRENT PATHS, SAID FIRST AND SECOND CURRENT PATHS FURTHER INCLUDING FIRST AND SECOND DATA SWITCHING MEANS RESPECTIVELY COUPLED TO THE MEMORY ELEMENT, A GIVEN ONE OF SAID FIRST AND SECOND DATA SWITCHING MEANS BEING RESPONSIVE TO THE PARTICULAR ONE OF THE FIRST AND SECOND DATA SIGNALS STORED IN THE MEMORY CIRCUIT TO BECOME CONDUCTIVE WHEREBY SAID CURRENT FLOWS THROUGH THE CURRENT PATH IN-
Claim 2
Dependent Claim 121 words
A READ OUR GATE CIRCUIT FOR USE WITH A MEMORY CIRCUIT ADAPTED TO STORE FIRST AND SECOND DATA SIGNALS ONE AT A TIME, SAID READ OUT GATE CIRCUIT IN COMBINATION, POWER SUPPLY MEANS FOR PROVIDING A CURRENT, FIRST AND SECOND CURRENT PATHS COUPLED TO SAID POWER SUPPLY MEANS, IMPEDANCE MEANS COMMON TO EACH OF SAID FIRST AND SECOND CURRENT PATHS, SAID FIRST AND SECOND CURRENT PATHS FURTHER INCLUDING FIRST AND SECOND DATA SWITCHING MEANS RESPECTIVELY COUPLED TO THE MEMORY ELEMENT, A GIVEN ONE OF SAID FIRST AND SECOND DATA SWITCHING MEANS BEING RESPONSIVE TO THE PARTICULAR ONE OF THE FIRST AND SECOND DATA SIGNALS STORED IN THE MEMORY CIRCUIT TO BECOME CONDUCTIVE WHEREBY SAID CURRENT FLOWS THROUGH THE CURRENT PATH IN-

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1972-01-14 1972-07-15 1973-01-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1976-01-14 1976-07-15 1977-01-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1980-01-14 1980-07-15 1981-01-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag