← Back to Patent Explorer
US3393367A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit for generating two consecutive same-duration pulses, each on separate outputterminals, regardless of triggering-pulse duration

Assignee: RCA Corp
•
Filing: 1965-12-08
•
Granted: 1968-07-16
•
Expires: 1985-12-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Johnny A Vallee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 16:49
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/06; H; H03; H03K; H03K5/00; H03K5/15

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 117 words
A CIRCUIT FOR GENERATING TWO PULSES COMPRISING, IN COMBINATION: FIRST AND SECOND BISTABLE CIRCUIT ELEMENTS, EACH IN AN INITIAL STABLE STATE; A LOGIC CIRCUIT RESPONSIVE TO AN INPUT REPRESENTING A BIT OF ONE BINARY VALUE AND TO THE INITIAL STATE OF THE FIRST BISTABLE CIRCUIT ELEMENT FOR SWITCHING THE SECOND BISTABLE CIRCUIT ELEMENT TO ITS OTHER STABLE STATE; AND MEANS INCLUDING DELAY MEAN WHICH DELAYS AN ELECTRICAL SIGNAL APPLIED THERETO AN INTERVAL $T, RESPONSIVE TO THE SWITCHING OF THE SECOND BISTABLE CIRCUIT ELEMENT TO ITS OTHER STABLE STATE FOR SWITCHING THE FIRST BISTABLE CIRCUIT ELEMENT TO ITS OTHER STABLE STATE AND THE SECOND BISTABLE CIRCUIT ELEMENT BACK TO ITS INITIAL STABLE STATE, BOTH AFTER SAID INTERVAL $T.
Claim 2
Dependent Claim 117 words
A CIRCUIT FOR GENERATING TWO PULSES COMPRISING, IN COMBINATION: FIRST AND SECOND BISTABLE CIRCUIT ELEMENTS, EACH IN AN INITIAL STABLE STATE; A LOGIC CIRCUIT RESPONSIVE TO AN INPUT REPRESENTING A BIT OF ONE BINARY VALUE AND TO THE INITIAL STATE OF THE FIRST BISTABLE CIRCUIT ELEMENT FOR SWITCHING THE SECOND BISTABLE CIRCUIT ELEMENT TO ITS OTHER STABLE STATE; AND MEANS INCLUDING DELAY MEAN WHICH DELAYS AN ELECTRICAL SIGNAL APPLIED THERETO AN INTERVAL $T, RESPONSIVE TO THE SWITCHING OF THE SECOND BISTABLE CIRCUIT ELEMENT TO ITS OTHER STABLE STATE FOR SWITCHING THE FIRST BISTABLE CIRCUIT ELEMENT TO ITS OTHER STABLE STATE AND THE SECOND BISTABLE CIRCUIT ELEMENT BACK TO ITS INITIAL STABLE STATE, BOTH AFTER SAID INTERVAL $T.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1971-07-16 1972-01-15 1972-07-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1975-07-16 1976-01-15 1976-07-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1979-07-16 1980-01-15 1980-07-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag