← Back to Patent Explorer
US3358128A Expired / Lapsed US ⏱️ 0.0 years remaining

Delay line arithmetic circuit

Assignee: Unisys Corp
•
Filing: 1964-08-31
•
Granted: 1967-12-12
•
Expires: 1984-08-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Glenn A Oliver

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 00:01
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/491; G06F7/4912; G06F2207/00; G06F2207/491; G06F2207/49195

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 123 words
APPARATUS FOR PERFORMING ARITHMETIC OPERATIONS COMPRISING DELAY MEANS CONSISTING SOLELY OF A SINGLE CONTINUOUS DELAY LINE, SAID SINGALE DELAY LINE HAVING AN INPUT TERMINAL AND A PLURALITY OF OUTPUT TAPS EQUALLY SPACED ALONG ITS LENGTH, THE FIRST OUTPUT TAP BEING DIRECTLY COUPLED TO THE INPUT TERMINAL, A LIKE PLURALITY OF CONDITIONABLE GATES RESPECTIVELY COUPLED TO EACH OF SAID OUTPUT TAPS, MEANS FOR CONDITIONING A SELECTED ONE OF SAID GATES PROPORTIONATELY REPRESENTING THE FIRST DIGIT IN AN ARITHMETIC OPERATION, AND MEANS FOR APPLYING TO SAID INPUT TERMINAL A SIGNAL PREDELAYED IN PROPORTION TO SAID OUTPUT TAPS TO REPRESENT A SECOND DIGIT IN SAID ARITHMETIC OPERATION WHEREBY A PULSE EMANATES FROM SAID CONDITIONED GATE WITH A DELAY PROPORTIONAL TO THE OUTCOME OF THE ARITHMETIC OPERATION.
Claim 2
Dependent Claim 123 words
APPARATUS FOR PERFORMING ARITHMETIC OPERATIONS COMPRISING DELAY MEANS CONSISTING SOLELY OF A SINGLE CONTINUOUS DELAY LINE, SAID SINGALE DELAY LINE HAVING AN INPUT TERMINAL AND A PLURALITY OF OUTPUT TAPS EQUALLY SPACED ALONG ITS LENGTH, THE FIRST OUTPUT TAP BEING DIRECTLY COUPLED TO THE INPUT TERMINAL, A LIKE PLURALITY OF CONDITIONABLE GATES RESPECTIVELY COUPLED TO EACH OF SAID OUTPUT TAPS, MEANS FOR CONDITIONING A SELECTED ONE OF SAID GATES PROPORTIONATELY REPRESENTING THE FIRST DIGIT IN AN ARITHMETIC OPERATION, AND MEANS FOR APPLYING TO SAID INPUT TERMINAL A SIGNAL PREDELAYED IN PROPORTION TO SAID OUTPUT TAPS TO REPRESENT A SECOND DIGIT IN SAID ARITHMETIC OPERATION WHEREBY A PULSE EMANATES FROM SAID CONDITIONED GATE WITH A DELAY PROPORTIONAL TO THE OUTCOME OF THE ARITHMETIC OPERATION.

References Cited (Backward Citations)

US2749037A Cited
US2787416A Cited
US2970766A Cited
US2920871A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-12-11 1971-06-12 1971-12-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-12-11 1975-06-12 1975-12-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-12-11 1979-06-12 1979-12-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag