← Back to Patent Explorer
US3353012A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistorized multiplication circuit

Assignee: Allis Chalmers Corp
•
Filing: 1963-10-01
•
Granted: 1967-11-14
•
Expires: 1983-10-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Baude John

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 15:38
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/16; G06G7/163

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 120 words
AN ELECTRICAL MULTIPLICATION CIRCUIT FOR PRODUCING AN OUTPUT PROPORTIONAL TO A FIRST AND SECOND INPUT COMPRISING: A TRANSISTOR CONNECTED TO OPERATE IN A LINEAR PORTION OF ITS CHARACTERISTIC CURVE HAVING AN INPUT CIRCUIT CONNECTED TO RECEIVE THE SECOND INPUT AND HAVING AN OUTPUT CIRCUIT; A RESISTANCE CONNECTED IN SERIES WITH THE TRANSISTOR OUTPUT CIRCUIT TO FORM A SERIES CIRCUIT, SAID SERIES CIRCUIT CONNECTED TO RECEIVE THE FIRST INPUT ACROSS THE SERIES CIRCUIT; AND A POTENTIOMETER CONNECTED IN PARALLEL WITH THE SERIES CIRCUIT, SAID POTENTIOMETER HAVING A TAP, SAID TAP ADJUSTED SO THAT THE POTENTIAL BETWEEN SAID TAP AND A POINT IN THE SERIES CIRCUIT BETWEEN THE RESISTANCE AND THE TRANSISTOR OUTPUT CIRCUIT IS PROPORTIONAL TO THE FIRST AND SECOND INPUT.
Claim 2
Dependent Claim 120 words
AN ELECTRICAL MULTIPLICATION CIRCUIT FOR PRODUCING AN OUTPUT PROPORTIONAL TO A FIRST AND SECOND INPUT COMPRISING: A TRANSISTOR CONNECTED TO OPERATE IN A LINEAR PORTION OF ITS CHARACTERISTIC CURVE HAVING AN INPUT CIRCUIT CONNECTED TO RECEIVE THE SECOND INPUT AND HAVING AN OUTPUT CIRCUIT; A RESISTANCE CONNECTED IN SERIES WITH THE TRANSISTOR OUTPUT CIRCUIT TO FORM A SERIES CIRCUIT, SAID SERIES CIRCUIT CONNECTED TO RECEIVE THE FIRST INPUT ACROSS THE SERIES CIRCUIT; AND A POTENTIOMETER CONNECTED IN PARALLEL WITH THE SERIES CIRCUIT, SAID POTENTIOMETER HAVING A TAP, SAID TAP ADJUSTED SO THAT THE POTENTIAL BETWEEN SAID TAP AND A POINT IN THE SERIES CIRCUIT BETWEEN THE RESISTANCE AND THE TRANSISTOR OUTPUT CIRCUIT IS PROPORTIONAL TO THE FIRST AND SECOND INPUT.

References Cited (Backward Citations)

US3152250A Cited
US3219808A Cited
US3165650A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-11-13 1971-05-15 1971-11-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-11-13 1975-05-15 1975-11-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-11-13 1979-05-15 1979-11-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag