← Back to Patent Explorer
US3351783A Expired / Lapsed US ⏱️ 0.0 years remaining

Means for simulating learning, forgetting and other like processes

Assignee: Conductron Corp
•
Filing: 1965-06-21
•
Granted: 1967-11-07
•
Expires: 1985-06-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Robert P Harris
  • 👤 Jerome L Krasner

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 15:54
CPC Classifications
B; B64; B64G; B64G7/00; G; G06; G06N; G06N3/00; G06N3/02; G06N3/06; G06N3/063; G06N3/065

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 200 words
MEANS FOR SIMULATING A LEARNING PROCESS COMPRISING AN ELECTRONIC CIRCUIT HAVING AN INPUT ADAPTED TO BE CONNECTED TO A SOURCE OF INPUT SIGNALS, AN INTEGRATING CIRCUIT CONNECTED TO THE INPUT CIRCUIT AND INCLUDING MEANS CAPABLE OF CHARGING AT A PREDETERMINED CHARGING RATE IN RESPONSE TO AND DURING RECEIPT OF INPUT SIGNALS, MEANS ACTUATED BY THE CHARGE ON THE INTEGRATING MEANS REACHING A PREDETERMINED CHARGE, AND MEANS FOR DISSIPATING A CHARGE ON SAID INTEGRATING CIRCUIT, SAID CHARGE DISSIPATING MEANS INCLUDING MEANS FOR SELECTIVELY CHANGING THE CHARGE DISSIPATION RATE, SAID MEANS FOR CHANGING THE CHARGE DISSIPATION RATE INCLUDING FIRST RELATIVELY HIGH IMPEDANCE MEANS CONNECTED TO PROVIDE A CHARGE DISSIPATION RATE THAT IS SUBSTANTIALLY SLOWER THAN THE CHARGING RATE OF THE CHARGING MEANS, AND OTHER CHARGE DISSIPATING MEANS INCLUDING SAID MEANS ACTIVATED BY A PREDETERMINED CHARGE ON THE INTEGRATING CIRCUIT AND A BI-STABLE FLIP-FLOP CIRCUIT UNDER CONTROL THEREOF, MEANS CONNECTING SAID BI-STABLE FLIP-FLOP CIRCUIT TO THE CHARGING MEANS, SAID FLIP-FLOP CIRCUIT HAVING A RELATIVELY HIGH IMPEDANCE IN THE DEACTIVATED CONDITION THEREOF SO THAT THE FIRST RELATIVELY HIGH IMPEDANCE MEANS CONTROLS THE CHARGE DISSIPATION RATE OF THE INTEGRATING CIRCUIT AND A RELATIVELY LOW IMPEDANCE IN THE ACTIVATED CONDITION TO ACCELERATE THE CHARGE DISSIPATION RATE.
Claim 2
Dependent Claim 200 words
MEANS FOR SIMULATING A LEARNING PROCESS COMPRISING AN ELECTRONIC CIRCUIT HAVING AN INPUT ADAPTED TO BE CONNECTED TO A SOURCE OF INPUT SIGNALS, AN INTEGRATING CIRCUIT CONNECTED TO THE INPUT CIRCUIT AND INCLUDING MEANS CAPABLE OF CHARGING AT A PREDETERMINED CHARGING RATE IN RESPONSE TO AND DURING RECEIPT OF INPUT SIGNALS, MEANS ACTUATED BY THE CHARGE ON THE INTEGRATING MEANS REACHING A PREDETERMINED CHARGE, AND MEANS FOR DISSIPATING A CHARGE ON SAID INTEGRATING CIRCUIT, SAID CHARGE DISSIPATING MEANS INCLUDING MEANS FOR SELECTIVELY CHANGING THE CHARGE DISSIPATION RATE, SAID MEANS FOR CHANGING THE CHARGE DISSIPATION RATE INCLUDING FIRST RELATIVELY HIGH IMPEDANCE MEANS CONNECTED TO PROVIDE A CHARGE DISSIPATION RATE THAT IS SUBSTANTIALLY SLOWER THAN THE CHARGING RATE OF THE CHARGING MEANS, AND OTHER CHARGE DISSIPATING MEANS INCLUDING SAID MEANS ACTIVATED BY A PREDETERMINED CHARGE ON THE INTEGRATING CIRCUIT AND A BI-STABLE FLIP-FLOP CIRCUIT UNDER CONTROL THEREOF, MEANS CONNECTING SAID BI-STABLE FLIP-FLOP CIRCUIT TO THE CHARGING MEANS, SAID FLIP-FLOP CIRCUIT HAVING A RELATIVELY HIGH IMPEDANCE IN THE DEACTIVATED CONDITION THEREOF SO THAT THE FIRST RELATIVELY HIGH IMPEDANCE MEANS CONTROLS THE CHARGE DISSIPATION RATE OF THE INTEGRATING CIRCUIT AND A RELATIVELY LOW IMPEDANCE IN THE ACTIVATED CONDITION TO ACCELERATE THE CHARGE DISSIPATION RATE.

References Cited (Backward Citations)

US2981893A Cited
US3054003A Cited
US3073972A Cited
US3097349A Cited
US3204153A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-11-06 1971-05-08 1971-11-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-11-06 1975-05-08 1975-11-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-11-06 1979-05-08 1979-11-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag