US3344356A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit means to adjustably gate and time share two modes of intelligence signals
Assignee: Individual
•
Filing: 1963-10-03
•
Granted: 1967-09-26
•
Expires: 1983-10-03
Abstract
No abstract record available.
Inventors
- 👤 Iii Harry T Aycock
- 👤 Andrew J Lavoie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:43
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/54
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
331 words
A TIME SHARING AND GATING CIRCUIT COMPRISING: A GATING GENERATOR HAVING AN INPUT COUPLED TO RECEIVE A TRIGGER PULSES OF A CONSTANT PULSE REPETITION FREQUENCY AND FIRST AND SECOND OUTPUTS ON WHICH ARE GENERATED FIRST AND SECOND VOLTAGE SIGNALS ALTERNATELY IN SEQUENCE, SAID INPUT INCLUDING AN ADJUSTABLE TIMING NETWORK TO ADJUSTABLY TIME THE GENERATION OF SAID FIRST VOLTAGE SIGNAL AFTER WHICH SAID SECOND VOLTAGE SIGNAL IS GENERATED IN SEQUENCE FOR THE REMAINDER OF TIME IN THE CYCLE BETWEEN TRIGGER PULSES; AN AMPLIFIER COUPLED IN EACH OF SAID FIRST AND SECOND OUTPUTS OF SAID GATING GENERATOR; FIRST AND SECOND PENTODES EACH HAVING A SUPPRESSOR GRID, THE SUPPRESSOR GRID OF SAID FIRST PENTODE BEING COUPLED IN SAID FIRST GATING GENERATOR AMPLIFIED OUTPUT AND THE SUPPRESSOR GRID OF SAID SECOND PENTODE BEING COUPLED TO SAID SECOND GATING GENERATOR AMPLIFIED OUTPUT, EACH PENTODE HAVING A CONTROL GRID, THE CONTROL GRID OF SAID FIRST PENTODE BEING COUPLED AN INPUT OF SECOND MODE INTELLIGENCE VIDEO SIGNALS AND THE CONTROL GRID OF SAID SECOND PENTODE BEING COUPLED TO AN INPUT OF SECOND MODE INTELLIGENCE SIGNALS, AND EACH PENTODE HAVING AN ANODE OUTPUT COUPLED IN COMMON; A VOLTAGE CLAMPING NETWORK COUPLED TO EACH SUPPRESSOR GRID AND CONTROL GRID OF EACH PENTODE TO CLAMP SAID FIRST AND SECOND VOLTAGE SIGNALS AND SAID FIRST AND AND SECOND MODE INTELLIGENCE VIDEO SIGNALS TO ZERO VOLTAGE IN THE POSITIVE DIRECTION; A CATHODE FOLLOWER COUPLED IN THE COMMON ANODE OUTPUT OF SAID PENTODES TO PROVIDE A LOW OUTPUT IMPEDANCE; AND AN AMPLIFIER IN EACH INPUT OF SAID FIRST AND SECOND MODE INTELLIGENCE VIDEO SIGNALS WHEREBY SAID FIRST MODE INTELLIGENCE VIDEO SIGNALS IS GATED THROUGH SAID FIRST PENTODE FOR A TIME INTERVAL ADJUSTED BY SAID ADJUSTABLE TIMING NETWORK AND OUT OF SAID CATHODE FOLLOWER FOLLOWED BY SAID SECOND MODE INTELLIGENCE VIDEO SIGNAL FOR THE REMAINDER OF THE TIME IN THE CYCLE BETWEEN TRIGGER PULSES THEREBY ADJUSTABLY TIME SHARING SAID FIRST AND SECOND MODE INTELLIGENCE VIDEO SIGNALS IN STHE SEQUENCE FOR ALL CYCLES OF TRIGGER PULSES.
Claim 2
Dependent Claim
331 words
A TIME SHARING AND GATING CIRCUIT COMPRISING: A GATING GENERATOR HAVING AN INPUT COUPLED TO RECEIVE A TRIGGER PULSES OF A CONSTANT PULSE REPETITION FREQUENCY AND FIRST AND SECOND OUTPUTS ON WHICH ARE GENERATED FIRST AND SECOND VOLTAGE SIGNALS ALTERNATELY IN SEQUENCE, SAID INPUT INCLUDING AN ADJUSTABLE TIMING NETWORK TO ADJUSTABLY TIME THE GENERATION OF SAID FIRST VOLTAGE SIGNAL AFTER WHICH SAID SECOND VOLTAGE SIGNAL IS GENERATED IN SEQUENCE FOR THE REMAINDER OF TIME IN THE CYCLE BETWEEN TRIGGER PULSES; AN AMPLIFIER COUPLED IN EACH OF SAID FIRST AND SECOND OUTPUTS OF SAID GATING GENERATOR; FIRST AND SECOND PENTODES EACH HAVING A SUPPRESSOR GRID, THE SUPPRESSOR GRID OF SAID FIRST PENTODE BEING COUPLED IN SAID FIRST GATING GENERATOR AMPLIFIED OUTPUT AND THE SUPPRESSOR GRID OF SAID SECOND PENTODE BEING COUPLED TO SAID SECOND GATING GENERATOR AMPLIFIED OUTPUT, EACH PENTODE HAVING A CONTROL GRID, THE CONTROL GRID OF SAID FIRST PENTODE BEING COUPLED AN INPUT OF SECOND MODE INTELLIGENCE VIDEO SIGNALS AND THE CONTROL GRID OF SAID SECOND PENTODE BEING COUPLED TO AN INPUT OF SECOND MODE INTELLIGENCE SIGNALS, AND EACH PENTODE HAVING AN ANODE OUTPUT COUPLED IN COMMON; A VOLTAGE CLAMPING NETWORK COUPLED TO EACH SUPPRESSOR GRID AND CONTROL GRID OF EACH PENTODE TO CLAMP SAID FIRST AND SECOND VOLTAGE SIGNALS AND SAID FIRST AND AND SECOND MODE INTELLIGENCE VIDEO SIGNALS TO ZERO VOLTAGE IN THE POSITIVE DIRECTION; A CATHODE FOLLOWER COUPLED IN THE COMMON ANODE OUTPUT OF SAID PENTODES TO PROVIDE A LOW OUTPUT IMPEDANCE; AND AN AMPLIFIER IN EACH INPUT OF SAID FIRST AND SECOND MODE INTELLIGENCE VIDEO SIGNALS WHEREBY SAID FIRST MODE INTELLIGENCE VIDEO SIGNALS IS GATED THROUGH SAID FIRST PENTODE FOR A TIME INTERVAL ADJUSTED BY SAID ADJUSTABLE TIMING NETWORK AND OUT OF SAID CATHODE FOLLOWER FOLLOWED BY SAID SECOND MODE INTELLIGENCE VIDEO SIGNAL FOR THE REMAINDER OF THE TIME IN THE CYCLE BETWEEN TRIGGER PULSES THEREBY ADJUSTABLY TIME SHARING SAID FIRST AND SECOND MODE INTELLIGENCE VIDEO SIGNALS IN STHE SEQUENCE FOR ALL CYCLES OF TRIGGER PULSES.
References Cited (Backward Citations)
US2193868A
Cited
US2594535A
Cited
US2403984A
Cited
US2778884A
Cited
US3008088A
Cited
US2927223A
Cited
US3034065A
Cited
US3052849A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1970-09-25 | 1971-03-27 | 1971-09-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1974-09-25 | 1975-03-27 | 1975-09-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1978-09-25 | 1979-03-27 | 1979-09-26 | $7700.00 | Window Closed / Lapsed |