← Back to Patent Explorer
US3335415A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital display

Assignee: General Precision Inc
•
Filing: 1964-07-23
•
Granted: 1967-08-08
•
Expires: 1984-07-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 James N Conway
  • 👤 Garrett B Charles

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 05:40
CPC Classifications
G; G09; G09G; G09G1/00; G09G1/06; G09G1/08; G09G1/10

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 330 words
A CHARACTER DISPLAY SYSTEM INCLUDING: A PHASE COUNTER HAVING A PLURALITY OF OUTPUT TERMINALS AND PROVIDING A PLURALITY OF DISTINCT OUTPUTS AT SUCCESSIVE ONES OF SAID OUTPUT TERMINALS FOR EACH OPERATING CYCLE OF THE SYSTEM; A SOURCE OF DIGITAL DATA REPRESENTATIVE OF CHARACTERS TO BE DISPLAYED BY THE SYSTEM AND HAVING A PLURALITY OF OUTPUT TERMINALS AT WHICH SIGNALS SELECTIVELY APPEAR IN CORRESPONDENCE WITH THE CHARACTERS REPRESENTED BY SUCH DIGITAL DATA; WRITE LOGIC CIRCUITRY HAVING INPUT TERMINALS COUPLED TO SAID OUTPUT TERMINALS OF SAID PHASE COUNTER AND OF SAID SOURCE AND INCLUDING A FIRST SET OF OUTPUT TERMINALS AND A SECOND SET OF OUTPUT TERMINALS, AND SAID WRITE LOGIC CIRCUITRY INCLUDING CIRCUIT MEANS CONNECTED BETWEEN SAID WRITE CIRCUITRY INPUT TERMINALS AND EACH OF SAID WRITE CIRCUITRY OUTPUT TERMINALS OF SAID FIRST AND SECOND SETS FOR DEVELOPING A SERIES OF BINARY CODED OUTPUTS ACROSS SAID FIRST SET OF OUTPUT TERMINALS AND A SERIES OF BINARY CODED OUTPUTS ACROSS SAID SECOND SET OF OUTPUT TERMINALS FOR EACH SUCCESSIVE OUTPUT FROM SAID PHASE COUNTER IN CORRESPONDENCE WITH A PARTICULAR OUTPUT FROM SAID SOURCE, AND SAID CIRCUIT MEANS, IN TURN, INCLUDING A PLURALITY OF "OR" GATES EACH CONNECTED TO SELECTED ONES OF SAID SOURCE OUTPUT TERMINALS, A CORRESPONDING PLURALITY OF "AND" GATES CONNECTED TO RESPECTIVE ONES OF SAID "OR" GATES AND TO SUCCESSIVE ONES OF SAID PHASE COUNTER OUTPUT TERMINALS, AND A FURTHER "OR" GATE CONNECTED TO SAID "AND" GATE AND TO A CORRESPONDING ONE OF SAID WRITE CIRCUIT OUTPUT TERMINALS; A FIRST ADDER CIRCUIT COUPLED TO SAID FIRST SET OF OUTPUT TERMINALS OF SAID WRITE LOGIC CIRCUITRY FOR CONVERTING THE BINARY CODED OUTPUTS THEREAT INTO CORRESPONDING ANALOG SIGNALS; A SECOND ADDER CIRCUIT COUPLED TO SAID SECOND SET OF OUTPUT TERMINALS OF SAID WRITE LOGIC CIRCUITRY FOR CONVERTING THE BINARY CODED OUTPUTS THEREAT INTO CORRESPONDING ANALOG SIGNALS; AND DISPLAY MEANS COUPLED TO SAID FIRST AND SECOND ADDER CIRCUITS AND RESPONSIVE TO THE ANALOG SIGNALS THEREFROM FOR DISPLAYING THE CHARACTERS REPRESENTED BY SUCH ANALOG SIGNALS.
Claim 2
Dependent Claim 330 words
A CHARACTER DISPLAY SYSTEM INCLUDING: A PHASE COUNTER HAVING A PLURALITY OF OUTPUT TERMINALS AND PROVIDING A PLURALITY OF DISTINCT OUTPUTS AT SUCCESSIVE ONES OF SAID OUTPUT TERMINALS FOR EACH OPERATING CYCLE OF THE SYSTEM; A SOURCE OF DIGITAL DATA REPRESENTATIVE OF CHARACTERS TO BE DISPLAYED BY THE SYSTEM AND HAVING A PLURALITY OF OUTPUT TERMINALS AT WHICH SIGNALS SELECTIVELY APPEAR IN CORRESPONDENCE WITH THE CHARACTERS REPRESENTED BY SUCH DIGITAL DATA; WRITE LOGIC CIRCUITRY HAVING INPUT TERMINALS COUPLED TO SAID OUTPUT TERMINALS OF SAID PHASE COUNTER AND OF SAID SOURCE AND INCLUDING A FIRST SET OF OUTPUT TERMINALS AND A SECOND SET OF OUTPUT TERMINALS, AND SAID WRITE LOGIC CIRCUITRY INCLUDING CIRCUIT MEANS CONNECTED BETWEEN SAID WRITE CIRCUITRY INPUT TERMINALS AND EACH OF SAID WRITE CIRCUITRY OUTPUT TERMINALS OF SAID FIRST AND SECOND SETS FOR DEVELOPING A SERIES OF BINARY CODED OUTPUTS ACROSS SAID FIRST SET OF OUTPUT TERMINALS AND A SERIES OF BINARY CODED OUTPUTS ACROSS SAID SECOND SET OF OUTPUT TERMINALS FOR EACH SUCCESSIVE OUTPUT FROM SAID PHASE COUNTER IN CORRESPONDENCE WITH A PARTICULAR OUTPUT FROM SAID SOURCE, AND SAID CIRCUIT MEANS, IN TURN, INCLUDING A PLURALITY OF "OR" GATES EACH CONNECTED TO SELECTED ONES OF SAID SOURCE OUTPUT TERMINALS, A CORRESPONDING PLURALITY OF "AND" GATES CONNECTED TO RESPECTIVE ONES OF SAID "OR" GATES AND TO SUCCESSIVE ONES OF SAID PHASE COUNTER OUTPUT TERMINALS, AND A FURTHER "OR" GATE CONNECTED TO SAID "AND" GATE AND TO A CORRESPONDING ONE OF SAID WRITE CIRCUIT OUTPUT TERMINALS; A FIRST ADDER CIRCUIT COUPLED TO SAID FIRST SET OF OUTPUT TERMINALS OF SAID WRITE LOGIC CIRCUITRY FOR CONVERTING THE BINARY CODED OUTPUTS THEREAT INTO CORRESPONDING ANALOG SIGNALS; A SECOND ADDER CIRCUIT COUPLED TO SAID SECOND SET OF OUTPUT TERMINALS OF SAID WRITE LOGIC CIRCUITRY FOR CONVERTING THE BINARY CODED OUTPUTS THEREAT INTO CORRESPONDING ANALOG SIGNALS; AND DISPLAY MEANS COUPLED TO SAID FIRST AND SECOND ADDER CIRCUITS AND RESPONSIVE TO THE ANALOG SIGNALS THEREFROM FOR DISPLAYING THE CHARACTERS REPRESENTED BY SUCH ANALOG SIGNALS.

References Cited (Backward Citations)

US2931022A Cited
US2942251A Cited
US3047851A Cited
US3090041A Cited
US3104387A Cited
US3248725A Cited
US3165729A Cited
US3234534A Cited
US3205488A Cited
US3281831A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-08-07 1971-02-06 1971-08-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-08-07 1975-02-06 1975-08-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-08-07 1979-02-06 1979-08-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag