← Back to Patent Explorer
US3331026A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic trigger circuit peak detecting and inhibiting means

Assignee: Crosfield Electronics Ltd
•
Filing: 1964-02-28
•
Granted: 1967-07-11
•
Expires: 1984-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Parker Barry Norman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 12:25
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/153; H03K5/1532; G; G06; G06V; G06V10/00; G06V10/20; G06V10/28

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 133 words
A CIRCUIT FOR GENERATING OUTPUT SIGNALS THAT ARE REPRESENTATIVE OF THE OCCURRENCE OF PEAK VALUES OF INPUT PULSES OF MORE THAN A PREDETERMINED VALUE IN AN INPUT WAVEFORM, WHERE SAID INPUT WAVEFORM INCLUDES A NUMBER OF INPUT PULSES HAVING WELL DEFINED PEAKS IN THE REGION OF WHICH THE D.C. VALUE OF THE WAVEFORM VARIES CONTINUOUSLY, THE CIRCUIT COMPRISING: A COMPARATOR CIRCUIT; A FIRST CIRCUIT OPERATIVELY CONNECTED TO A FIRST INPUT OF SAID COMPARATOR CIRCUIT, SAID INPUT WAVEFORM BEING APPLIED TO AN INPUT TERMINAL OF SAID FIRST CIRCUIT; A SECOND CIRCUIT OPERATIVELY CONNECTED TO A SECOND INPUT OF SAID COMPARATOR CIRCUIT, SAID INPUT WAVEFORM BEING APPLIED TO AN INPUT TERMINAL OF SAID SECOND CIRCUIT, SAID SECOND CIRCUIT INCLUDING MEANS FOR DELAYING THE APPLICATION OF SAID WAVEFORM TO SAID SECOND INPUT OF SAID COMPARATOR CIRCUIT;
Claim 2
Dependent Claim 133 words
A CIRCUIT FOR GENERATING OUTPUT SIGNALS THAT ARE REPRESENTATIVE OF THE OCCURRENCE OF PEAK VALUES OF INPUT PULSES OF MORE THAN A PREDETERMINED VALUE IN AN INPUT WAVEFORM, WHERE SAID INPUT WAVEFORM INCLUDES A NUMBER OF INPUT PULSES HAVING WELL DEFINED PEAKS IN THE REGION OF WHICH THE D.C. VALUE OF THE WAVEFORM VARIES CONTINUOUSLY, THE CIRCUIT COMPRISING: A COMPARATOR CIRCUIT; A FIRST CIRCUIT OPERATIVELY CONNECTED TO A FIRST INPUT OF SAID COMPARATOR CIRCUIT, SAID INPUT WAVEFORM BEING APPLIED TO AN INPUT TERMINAL OF SAID FIRST CIRCUIT; A SECOND CIRCUIT OPERATIVELY CONNECTED TO A SECOND INPUT OF SAID COMPARATOR CIRCUIT, SAID INPUT WAVEFORM BEING APPLIED TO AN INPUT TERMINAL OF SAID SECOND CIRCUIT, SAID SECOND CIRCUIT INCLUDING MEANS FOR DELAYING THE APPLICATION OF SAID WAVEFORM TO SAID SECOND INPUT OF SAID COMPARATOR CIRCUIT;

References Cited (Backward Citations)

US3124706A Cited
GB565461A Cited
US2493648A Cited
US3033996A Cited
US3225213A Cited
US3178595A Cited
US3191073A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-07-10 1971-01-09 1971-07-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-07-10 1975-01-09 1975-07-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-07-10 1979-01-09 1979-07-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag