← Back to Patent Explorer
US3328696A Expired / Lapsed US ⏱️ 0.0 years remaining

Transmitter protective circuit with preset permissible number of faults and adjustable interruption duration

Assignee: Siemens and Halske AG
•
Filing: 1963-04-25
•
Granted: 1967-06-27
•
Expires: 1983-04-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Schunemann Rudiger

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 20:05
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/52; H03F1/54; H04; H04B; H04B17/00; H04B17/10; H04B17/15; H04B17/17

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 259 words
A TRANSMITTER SAFETY PROTECTION CIRCUIT ARRANGEMENT FOR PROVIDING AN INTERRUPTION INTERVAL AND A BLOCKING OF THE VOLTAGE TO THE TRANSMITTER TUBES, COMPRISING A FIRST AND A SECOND PHASE INVERTER, A FIRST TIME FLIP-FLOP CIRCUIT, MEANS RESPONSIVE TO A TRANSMITTER MALFUNCTION INITATED BY A SIGNAL CHANGE THEREIN FOR TRIGGERING SAID FIRST PHASE INVERTER, SAID FIRST PHASE INVERTER HAVING AN OUTPUT SIGNAL PRODUCED BY THE TRIGGERING THEREOF WHICH IS CONNECTED TO SAID FIRST TIME FLIP-FLOP CIRCUIT TO PRODUCE A DEFINITE CONTROL SIGNAL OF ADJUSTABLE DURATION AT AN OUTPUT THEREOF, THE TIME DURATION OF SAID CONTROL SIGNAL DETERMINING THE INTERRUPTION INTERVAL OF THE VOLTAGE OF THE TRANSMITTER TUBES, SAID CONTROL SIGNAL BEING CONNECTED TO SAID SECOND PHASE INVERTER TO PROVIDE A NULL SIGNAL AT AN OUTPUT THEREOF FOR PRODUCING THE INTERRUPTION INTERVAL, SAID NULL SIGNAL BEING A PHASE INVERSION OF SAID CONTROL SIGNAL, A FURTHER PHASE INVERTER, A BINARY DIVIDER STAGE, THE CONTROL SIGNAL OBTAINED AT THE OUTPUT OF SAID FIRST TIME FLIP-FLOP CIRCUIT BEING CONNECTED TO AND PHASE INVERTED BY SAID FURTHER INVERTER AT AN OUTPUT THEREOF, THE OUTPUT OF SAID FURTHER PHASE INVERTER BEING CONNECTED TO SAID BINARY DIVIDER STAGE, SAID BINARY DIVIDER STAGE HAVING TWO OUTPUTS CARRYING RESPECTIVELY A CONTROL SIGNAL AND A NULL SIGNAL, A STEP-BYSTEP COUNTER HAVING COUNTING STAGES, RESPECTIVE OUTPUTS OF SAID BINARY DIVIDER STAGE BEING CONNECTED WITH AN INPUT OF RESPECTIVE ALTERNATE ONES OF SAID COUNTING STAGES, A SWITCH FOR SETTING THE NUMBER OF PERMISSIBLE CONTROL IMPULSES CAUSED BY TUBE FAILURE, A FIRST MEMORY STAGE, THE OUTPUTS OF SAID COUNTING STAGES BEING SELECTIVELY CONNECTIBLE WITH
Claim 2
Dependent Claim 259 words
A TRANSMITTER SAFETY PROTECTION CIRCUIT ARRANGEMENT FOR PROVIDING AN INTERRUPTION INTERVAL AND A BLOCKING OF THE VOLTAGE TO THE TRANSMITTER TUBES, COMPRISING A FIRST AND A SECOND PHASE INVERTER, A FIRST TIME FLIP-FLOP CIRCUIT, MEANS RESPONSIVE TO A TRANSMITTER MALFUNCTION INITATED BY A SIGNAL CHANGE THEREIN FOR TRIGGERING SAID FIRST PHASE INVERTER, SAID FIRST PHASE INVERTER HAVING AN OUTPUT SIGNAL PRODUCED BY THE TRIGGERING THEREOF WHICH IS CONNECTED TO SAID FIRST TIME FLIP-FLOP CIRCUIT TO PRODUCE A DEFINITE CONTROL SIGNAL OF ADJUSTABLE DURATION AT AN OUTPUT THEREOF, THE TIME DURATION OF SAID CONTROL SIGNAL DETERMINING THE INTERRUPTION INTERVAL OF THE VOLTAGE OF THE TRANSMITTER TUBES, SAID CONTROL SIGNAL BEING CONNECTED TO SAID SECOND PHASE INVERTER TO PROVIDE A NULL SIGNAL AT AN OUTPUT THEREOF FOR PRODUCING THE INTERRUPTION INTERVAL, SAID NULL SIGNAL BEING A PHASE INVERSION OF SAID CONTROL SIGNAL, A FURTHER PHASE INVERTER, A BINARY DIVIDER STAGE, THE CONTROL SIGNAL OBTAINED AT THE OUTPUT OF SAID FIRST TIME FLIP-FLOP CIRCUIT BEING CONNECTED TO AND PHASE INVERTED BY SAID FURTHER INVERTER AT AN OUTPUT THEREOF, THE OUTPUT OF SAID FURTHER PHASE INVERTER BEING CONNECTED TO SAID BINARY DIVIDER STAGE, SAID BINARY DIVIDER STAGE HAVING TWO OUTPUTS CARRYING RESPECTIVELY A CONTROL SIGNAL AND A NULL SIGNAL, A STEP-BYSTEP COUNTER HAVING COUNTING STAGES, RESPECTIVE OUTPUTS OF SAID BINARY DIVIDER STAGE BEING CONNECTED WITH AN INPUT OF RESPECTIVE ALTERNATE ONES OF SAID COUNTING STAGES, A SWITCH FOR SETTING THE NUMBER OF PERMISSIBLE CONTROL IMPULSES CAUSED BY TUBE FAILURE, A FIRST MEMORY STAGE, THE OUTPUTS OF SAID COUNTING STAGES BEING SELECTIVELY CONNECTIBLE WITH

References Cited (Backward Citations)

US2659008A Cited
US2985820A Cited
US3147400A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-06-26 1970-12-26 1971-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-06-26 1974-12-26 1975-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-06-26 1978-12-26 1979-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag