← Back to Patent Explorer
US3315094A Expired / Lapsed US ⏱️ 0.0 years remaining

Gated limiter circuit

Assignee: Nortel Networks Ltd
•
Filing: 1964-01-13
•
Granted: 1967-04-18
•
Expires: 1984-01-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Mills Frank Wilton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 18:37
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/08

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 164 words
A GATED LIMITER CIRCUIT COMPRISING A PAIR OF INPUT TERMINALS FOR CONNECTING AN INPUT SIGNAL THERETO, A PAIR OF OUTPUT TERMINALS FOR CONNECTING AN OUTPUT SIGNAL THEREFROM, A TRANSISTOR HAVING BASE, COLLECTOR AND EMITTER ELECTRODES, A SOURCE OF OPERATING POTENTIAL FOR SAID TRANSISTOR, MEANS FOR COUPLING THE INPUT SIGNAL FROM SAID INPUT TERMINALS TO THE BASE ELECTRODE, A DEGENERATIVE FEEDBACK RESISTOR CONNECTED BETWEEN SAID EMITTER ELECTRODE AND ONE TERMINAL OF SAID SOURCE, A DIRECT CURRENT ISOLATED VARISTOR CONNECTED IN SHUNT WITH SAID RESISTOR, A LOAD CIRCUIT CONNECTED BETWEEN SAID COLLECTOR ELECTRODE AND THE OTHER TERMINAL OF SAID SOURCE, SAID LOAD CIRCUIT INCLUDING RECTIFIER MEANS FOR PRODUCING A DIRECT CURRENT CONTROL VOLTAGE WHICH IS PROPORTIONAL TO THE AMPLITUDE OF THE INPUT SIGNAL COUPLED FROM SAID TRANSISTOR TO SAID LOAD CIRCUIT, AND A GATE CIRCUIT RESPONSIVE TO THE DIRECT CURRENT CONTROL VOLTAGE FOR COUPLING THE OUTPUT SIGNAL WHICH APPEARS ACROSS SAID VARISTOR TO SAID OUTPUT TERMINALS WHEN SAID CONTROL VOLTAGE IS GREATER THAN A PREDETERMINED LEVEL.
Claim 2
Dependent Claim 164 words
A GATED LIMITER CIRCUIT COMPRISING A PAIR OF INPUT TERMINALS FOR CONNECTING AN INPUT SIGNAL THERETO, A PAIR OF OUTPUT TERMINALS FOR CONNECTING AN OUTPUT SIGNAL THEREFROM, A TRANSISTOR HAVING BASE, COLLECTOR AND EMITTER ELECTRODES, A SOURCE OF OPERATING POTENTIAL FOR SAID TRANSISTOR, MEANS FOR COUPLING THE INPUT SIGNAL FROM SAID INPUT TERMINALS TO THE BASE ELECTRODE, A DEGENERATIVE FEEDBACK RESISTOR CONNECTED BETWEEN SAID EMITTER ELECTRODE AND ONE TERMINAL OF SAID SOURCE, A DIRECT CURRENT ISOLATED VARISTOR CONNECTED IN SHUNT WITH SAID RESISTOR, A LOAD CIRCUIT CONNECTED BETWEEN SAID COLLECTOR ELECTRODE AND THE OTHER TERMINAL OF SAID SOURCE, SAID LOAD CIRCUIT INCLUDING RECTIFIER MEANS FOR PRODUCING A DIRECT CURRENT CONTROL VOLTAGE WHICH IS PROPORTIONAL TO THE AMPLITUDE OF THE INPUT SIGNAL COUPLED FROM SAID TRANSISTOR TO SAID LOAD CIRCUIT, AND A GATE CIRCUIT RESPONSIVE TO THE DIRECT CURRENT CONTROL VOLTAGE FOR COUPLING THE OUTPUT SIGNAL WHICH APPEARS ACROSS SAID VARISTOR TO SAID OUTPUT TERMINALS WHEN SAID CONTROL VOLTAGE IS GREATER THAN A PREDETERMINED LEVEL.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-04-17 1970-10-17 1971-04-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-04-17 1974-10-17 1975-04-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-04-17 1978-10-17 1979-04-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag