← Back to Patent Explorer
US3310729A Expired / Lapsed US ⏱️ 0.0 years remaining

Rectifier circuit

Assignee: FAN TRON CORP
•
Filing: 1963-01-04
•
Granted: 1967-03-21
•
Expires: 1983-01-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Burgess Thomas Henry
  • 👤 Maurits P Kesnar

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:58
CPC Classifications
H; H02; H02J; H02J7/00; H02J7/90; H02J7/94; H02J7/96

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 246 words
IN A RECTIFIER CIRCUIT, POSITIVE AND NEGATIVE OUTPUT TERMINALS, A SILICON CONTROLLED RECTIFIER HAVING AN ANODE, A CATHODE AND A GATE ELECTRODE, MEANS CONNECTING SAID CATHODE TO SAID POSITIVE OUTPUT TERMINAL, A CHOKE HAVING ONE END THEREOF CONNECTED TO SAID NEGATIVE OUTPUT TERMINAL, COUPLING MEANS FOR CONNECTING THE OTHER END OF SAID CHOKE AND SAID ANODE TO A SOURCE OF ALTERNATING CURRENT, A UNIJUNCTION TRANSISTOR HAVING AN EMITTER ELECTRODE AND FIRST AND SECOND BASE ELECTRODES, FIRST AND SECOND CIRCUIT POINTS, A ZENER DIODE CONNECTED BETWEEN SAID FIRST AND SECOND CIRCUIT POINTS, MEANS CONNECTING SAID FIRST CIRCUIT POINT TO SAID CATHODE, MEANS INCLUDING A FIRST RESISTOR CONNECTING SAID SECOND CIRCUIT POINT TO SAID ANODE TO DEVELOP CONSTANT AMPLITUDE VOLTAGE PULSES ACROSS SAID ZENER DIODE, MEANS RESPECTIVELY CONNECTING SAID FIRST AND SECOND BASE ELECTRODES TO SAID FIRST AND SECOND CIRCUIT POINT A CAPACITOR CONNECTED BETWEEN SAID FIRST CIRCUIT POINT AND SAID EMITTER, A SECOND RESISTOR CONNEDTED BETWEEN SAID EMITTER AND SAID SECOND CIRCUIT POINT TO CHARGE SAID CAPACITOR AND TO CAUSE PERIODIC TRIGGERING OF SAID UNIJUNCTION TRANSISTOR, MEANS IN CIRCUIT WITH ONE OF SAID BASE ELECTRODES FOR APPLYING TRIGGERING PULSES FROM SAID UNIJUNCTION TRANSISTOR TO SAID GATE ELECTRODE TO RENDER SAID SILICON CONTROLLED RECTIFIER CONDUCTIVE, AND A RESISTOR ELECTRICALLY CONNECTING SAID FIRST CIRCUIT POINT TO SAID OTHER END OF SAID CHOKE TO PROVIDE A CURRENT PATH FOR SAID SILICON CONTROLLED RECTIFIER DURING INITIAL CONDUCTION THEREOF UNTIL THE FORWARD IMPEDANCE OF SAID CHOKE IS REDUCED BY FORWARD MAGNETIZING CURRENT.
Claim 2
Dependent Claim 246 words
IN A RECTIFIER CIRCUIT, POSITIVE AND NEGATIVE OUTPUT TERMINALS, A SILICON CONTROLLED RECTIFIER HAVING AN ANODE, A CATHODE AND A GATE ELECTRODE, MEANS CONNECTING SAID CATHODE TO SAID POSITIVE OUTPUT TERMINAL, A CHOKE HAVING ONE END THEREOF CONNECTED TO SAID NEGATIVE OUTPUT TERMINAL, COUPLING MEANS FOR CONNECTING THE OTHER END OF SAID CHOKE AND SAID ANODE TO A SOURCE OF ALTERNATING CURRENT, A UNIJUNCTION TRANSISTOR HAVING AN EMITTER ELECTRODE AND FIRST AND SECOND BASE ELECTRODES, FIRST AND SECOND CIRCUIT POINTS, A ZENER DIODE CONNECTED BETWEEN SAID FIRST AND SECOND CIRCUIT POINTS, MEANS CONNECTING SAID FIRST CIRCUIT POINT TO SAID CATHODE, MEANS INCLUDING A FIRST RESISTOR CONNECTING SAID SECOND CIRCUIT POINT TO SAID ANODE TO DEVELOP CONSTANT AMPLITUDE VOLTAGE PULSES ACROSS SAID ZENER DIODE, MEANS RESPECTIVELY CONNECTING SAID FIRST AND SECOND BASE ELECTRODES TO SAID FIRST AND SECOND CIRCUIT POINT A CAPACITOR CONNECTED BETWEEN SAID FIRST CIRCUIT POINT AND SAID EMITTER, A SECOND RESISTOR CONNEDTED BETWEEN SAID EMITTER AND SAID SECOND CIRCUIT POINT TO CHARGE SAID CAPACITOR AND TO CAUSE PERIODIC TRIGGERING OF SAID UNIJUNCTION TRANSISTOR, MEANS IN CIRCUIT WITH ONE OF SAID BASE ELECTRODES FOR APPLYING TRIGGERING PULSES FROM SAID UNIJUNCTION TRANSISTOR TO SAID GATE ELECTRODE TO RENDER SAID SILICON CONTROLLED RECTIFIER CONDUCTIVE, AND A RESISTOR ELECTRICALLY CONNECTING SAID FIRST CIRCUIT POINT TO SAID OTHER END OF SAID CHOKE TO PROVIDE A CURRENT PATH FOR SAID SILICON CONTROLLED RECTIFIER DURING INITIAL CONDUCTION THEREOF UNTIL THE FORWARD IMPEDANCE OF SAID CHOKE IS REDUCED BY FORWARD MAGNETIZING CURRENT.

References Cited (Backward Citations)

US3025534A Cited
US3119058A Cited
US3095534A Cited
US3177421A Cited
US3221241A Cited
US3146392A Cited
US3195029A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-03-20 1970-09-19 1971-03-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-03-20 1974-09-19 1975-03-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-03-20 1978-09-19 1979-03-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag