← Back to Patent Explorer
US3309666A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistorized parity bit generating and checking circuit

Assignee: NCR Voyix Corp
•
Filing: 1966-03-23
•
Granted: 1967-03-14
•
Expires: 1986-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Frohman Robert

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 11:45
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 330 words
PARITY CHECKING MEANS COMPRISING IN COMBINATION: FIRST, SECOND, THIRD AND FOURTH SOURCES OF BINARY SIGNALS, FIRST, SECOND AND THIRD PAIRS OF TRANSISTORS, EACH PAIR HAVING FIRST AND SECOND TRANSISTORS, EACH TRANSISTOR HAVING A BASE, AN EMITTER AND A COLLECTOR, MEANS CONNECTING THE COLLECTORS OF THE TRANSISTORS IN EACH PAIR TO PROVIDE AN OUTPUT, FIRST LOW RESISTANCE MEANS CONNECTING THE FIRST SOURCE TO THE EMITTER OF THE FIRST TRANSISTOR OF THE FIRST PAIR, SECOND LOW RESISTANCE MEANS CONNECTING THE SECOND SOURCE TO THE EMITTER OF THE SECOND TRANSISTOR OF THE FIRST PAIR, THIRD LOW RESISTANCE MEANS CONNECTING THE THIRD SOURCE TO THE EMITTER OF THE FIRST TRANSISTOR OF THE SECOND PAIR, FOURTH LOW RESISTANCE MEANS CONNECTING THE FOURTH SOURCE TO THE EMITTER OF THE SECOND TRANSISTOR OF THE SECOND PAIR, FIFTH LOW RESISTANCE MEANS CONNECTING THE OUTPUT OF THE FIRST PAIR TO THE EMITTER OF THE FIRST TRANSISTOR OF THE THIRD PAIR, SIXTH LOW RESISTANCE MEANS CONNECTING THE OUTPUT OF THE SECOND PAIR TO THE EMITTER OF THE SECOND TRANSISTOR OF THE THIRD PAIR, FIRST HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE FIRST SOURCE TO THE BASE OF THE SECOND TRANSISTOR OF THE FIRST PAIR, SECOND HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE SECOND SOURCE TO THE BASE OF THE FIRST TRANSISTOR OF THE FIRST PAIR, THIRD HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE THIRD SOURCE TO THE BASE OF THE SECOND TRANSISTOR OF THE SECOND PAIR, FOURTH HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE FOURTH SOURCE TO THE BASE OF THE FIRST TRANSISTOR OF THE SECOND PAIR, FIFTH HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE OUTPUT OF THE SECOND PAIR TO THE BASE OF THE FIRST TRANSISTOR OF THE THIRD PAIR, AND SIXTH HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE OUTPUT OF THE FIRST PAIR TO THE BASE OF THE SECOND TRANSISTOR OF THE THIRD PAIR.
Claim 2
Dependent Claim 330 words
PARITY CHECKING MEANS COMPRISING IN COMBINATION: FIRST, SECOND, THIRD AND FOURTH SOURCES OF BINARY SIGNALS, FIRST, SECOND AND THIRD PAIRS OF TRANSISTORS, EACH PAIR HAVING FIRST AND SECOND TRANSISTORS, EACH TRANSISTOR HAVING A BASE, AN EMITTER AND A COLLECTOR, MEANS CONNECTING THE COLLECTORS OF THE TRANSISTORS IN EACH PAIR TO PROVIDE AN OUTPUT, FIRST LOW RESISTANCE MEANS CONNECTING THE FIRST SOURCE TO THE EMITTER OF THE FIRST TRANSISTOR OF THE FIRST PAIR, SECOND LOW RESISTANCE MEANS CONNECTING THE SECOND SOURCE TO THE EMITTER OF THE SECOND TRANSISTOR OF THE FIRST PAIR, THIRD LOW RESISTANCE MEANS CONNECTING THE THIRD SOURCE TO THE EMITTER OF THE FIRST TRANSISTOR OF THE SECOND PAIR, FOURTH LOW RESISTANCE MEANS CONNECTING THE FOURTH SOURCE TO THE EMITTER OF THE SECOND TRANSISTOR OF THE SECOND PAIR, FIFTH LOW RESISTANCE MEANS CONNECTING THE OUTPUT OF THE FIRST PAIR TO THE EMITTER OF THE FIRST TRANSISTOR OF THE THIRD PAIR, SIXTH LOW RESISTANCE MEANS CONNECTING THE OUTPUT OF THE SECOND PAIR TO THE EMITTER OF THE SECOND TRANSISTOR OF THE THIRD PAIR, FIRST HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE FIRST SOURCE TO THE BASE OF THE SECOND TRANSISTOR OF THE FIRST PAIR, SECOND HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE SECOND SOURCE TO THE BASE OF THE FIRST TRANSISTOR OF THE FIRST PAIR, THIRD HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE THIRD SOURCE TO THE BASE OF THE SECOND TRANSISTOR OF THE SECOND PAIR, FOURTH HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE FOURTH SOURCE TO THE BASE OF THE FIRST TRANSISTOR OF THE SECOND PAIR, FIFTH HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE OUTPUT OF THE SECOND PAIR TO THE BASE OF THE FIRST TRANSISTOR OF THE THIRD PAIR, AND SIXTH HIGH RESISTANCE MEANS INDEPENDENT OF ANY FIXED BIASING SOURCE CONNECTING THE OUTPUT OF THE FIRST PAIR TO THE BASE OF THE SECOND TRANSISTOR OF THE THIRD PAIR.

References Cited (Backward Citations)

US3001711A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-03-13 1970-09-12 1971-03-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-03-13 1974-09-12 1975-03-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-03-13 1978-09-12 1979-03-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag