← Back to Patent Explorer
US3307239A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making integrated semiconductor devices

Assignee: AT&T Inc
•
Filing: 1964-02-18
•
Granted: 1967-03-07
•
Expires: 1984-02-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Martin P Lepselter
  • 👤 Daniel A Naymik

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 06:17
CPC Classifications
H; H10; H10P; H10P95/00; H10W; H10W20/00; H10W20/40; Y; Y10; Y10S; Y10S257/00; Y10S257/926

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 113 words
THE METHOD OF MAKING AN INTEGRATED CIRCUIT ELEMENT COMPRISING FABRICATING A MOSAIC OF VITREOUSLY BONDED INDIVIDUAL SEMICONDUCTOR WAFERS IN THE FORM OF A SLICE, DIFFUSING INTO AT LEAST A PORTION OF SAID WAFERS SIGNIFICANT IMPURITIES TO FORM PN JUNCTIONS IN SAID WAFERS, FORMING A PROTECTIVE OXIDE COATING ON SAID DIFFUSED SURFACE, OPENING HOLES THROUGH SAID OXIDE COATING TO EXPOSE UNDERLYING SEMICONDUCTOR MATERIAL, DEPOSITING A THIN LAYER OF A FIRST METAL ON SAID OXIDE AND SAID EXPOSED SEMICONDUCTORS MATERIAL, DEPOSITING A HEAVIER LAYER OF A SECOND METAL ON SAID FIRST METAL, DEPOSITING ON A LIMITED PORTION OF SAID MOSAIC A HEAVY LAYER OF GOLD INTERCONNECTING INDIVIDUAL SEMICONDUCTOR DEVICES OF SAID ARRAY THEREBY DEFINING IN-
Claim 2
Independent Claim 113 words
THE METHOD OF MAKING AN INTEGRATED CIRCUIT ELEMENT COMPRISING FABRICATING A MOSAIC OF VITREOUSLY BONDED INDIVIDUAL SEMICONDUCTOR WAFERS IN THE FORM OF A SLICE, DIFFUSING INTO AT LEAST A PORTION OF SAID WAFERS SIGNIFICANT IMPURITIES TO FORM PN JUNCTIONS IN SAID WAFERS, FORMING A PROTECTIVE OXIDE COATING ON SAID DIFFUSED SURFACE, OPENING HOLES THROUGH SAID OXIDE COATING TO EXPOSE UNDERLYING SEMICONDUCTOR MATERIAL, DEPOSITING A THIN LAYER OF A FIRST METAL ON SAID OXIDE AND SAID EXPOSED SEMICONDUCTORS MATERIAL, DEPOSITING A HEAVIER LAYER OF A SECOND METAL ON SAID FIRST METAL, DEPOSITING ON A LIMITED PORTION OF SAID MOSAIC A HEAVY LAYER OF GOLD INTERCONNECTING INDIVIDUAL SEMICONDUCTOR DEVICES OF SAID ARRAY THEREBY DEFINING IN-

References Cited (Backward Citations)

US2981877A Cited
US2973466A Cited
US3252205A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-03-06 1970-09-05 1971-03-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-03-06 1974-09-05 1975-03-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-03-06 1978-09-05 1979-03-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag