← Back to Patent Explorer
US3307044A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for suppressing the appearance of transient responses or spikes

Assignee: Nihon Genshiryoku Kenkyusho
•
Filing: 1964-01-20
•
Granted: 1967-02-28
•
Expires: 1984-01-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Furukawa Tomozo
  • 👤 Wakayama Naoaki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 10:59
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/16

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 141 words
A SEMICONDUCTOR CHOPPER CIRCUIT COMPRISING: (A) A TRANSISTOR HAVING A BASE, EMITTER AND COLLECTOR; (B) FIRST CIRCUIT MEANS CONNECTED TO THE EMITTER OF SAID TRANSISTOR FOR APPLYING THERETO A SIGNAL TO BE CHOPPED; (C) SECOND CIRCUIT MEANS CONNECTED TO THE BASE OF SAID TRANSISTOR FOR APPLYING A GATING SIGNAL THERETO; (D) A COMPENSATING CIRCUIT MEANS HAVING A RESISTANCECAPACITANCE IMPEDANCE CHARACTERISTIC COMPARABLE TO THAT OF THE BASE-EMITTER CIRCUIT OF SAID TRANSISTOR AND HAVING AN OUTPUT TERMINAL CONNECTED TO THE EMITTER OF SAID TRANSISTOR AND AN INPUT TERMINAL FOR RECEIVING AN INPUT SIGNAL; (E) A FIRST GATING SIGNAL SOURCE CONNECTED TO SAID SECOND CIRCUIT MEANS; AND (F) A SECOND GATING SIGNAL SOURCE CONNECTED TO THE SAID COMPENSATING MEANS INPUT CIRCUIT, SAID SECOND GATING SIGNAL SOURCE HAVING A SIGNAL OUTPUT SIMILAR TO THE OUTPUT OF SAID FIRST GATING SIGNAL SOURCE BUT OPPOSITE IN PHASE.
Claim 2
Dependent Claim 141 words
A SEMICONDUCTOR CHOPPER CIRCUIT COMPRISING: (A) A TRANSISTOR HAVING A BASE, EMITTER AND COLLECTOR; (B) FIRST CIRCUIT MEANS CONNECTED TO THE EMITTER OF SAID TRANSISTOR FOR APPLYING THERETO A SIGNAL TO BE CHOPPED; (C) SECOND CIRCUIT MEANS CONNECTED TO THE BASE OF SAID TRANSISTOR FOR APPLYING A GATING SIGNAL THERETO; (D) A COMPENSATING CIRCUIT MEANS HAVING A RESISTANCECAPACITANCE IMPEDANCE CHARACTERISTIC COMPARABLE TO THAT OF THE BASE-EMITTER CIRCUIT OF SAID TRANSISTOR AND HAVING AN OUTPUT TERMINAL CONNECTED TO THE EMITTER OF SAID TRANSISTOR AND AN INPUT TERMINAL FOR RECEIVING AN INPUT SIGNAL; (E) A FIRST GATING SIGNAL SOURCE CONNECTED TO SAID SECOND CIRCUIT MEANS; AND (F) A SECOND GATING SIGNAL SOURCE CONNECTED TO THE SAID COMPENSATING MEANS INPUT CIRCUIT, SAID SECOND GATING SIGNAL SOURCE HAVING A SIGNAL OUTPUT SIMILAR TO THE OUTPUT OF SAID FIRST GATING SIGNAL SOURCE BUT OPPOSITE IN PHASE.

References Cited (Backward Citations)

US2838618A Cited
US3042877A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-02-27 1970-08-29 1971-02-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-02-27 1974-08-29 1975-02-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-02-27 1978-08-29 1979-02-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag