← Back to Patent Explorer
US3303396A Expired / Lapsed US ⏱️ 0.0 years remaining

Delayed pull in time delay relay

Assignee: MASTER SPECIALTIES Co
•
Filing: 1964-01-22
•
Granted: 1967-02-07
•
Expires: 1984-01-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 George T Culbertson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 21:35
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/28; H03K17/292

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 167 words
A TIME DELAY RELAY CIRCUIT, COMPRISING, IN COMBINATION, A PAIR OF TERMINALS FOR CONNECTION TO A SOURCE OF DIRECT CURRENT, A FIRST TRANSISTOR HAVING EMITTER, COLLECTOR AND BASE ELECTRODES WITH THE EMITTER-COLLECTOR CIRCUIT CONNECTED IN SERIES WITH A RELAY ACROSS SAID TERMINALS, A TIME DELAY DEVICE HAVING AN INITIAL CONDITION OF NON-CONDUCTION AND INCLUDING A CAPACITOR AND A UNIJUNCTION TRANSISTOR OPERABLY CONNECTED TO SAID TERMINALS TO CONDUCT A PREDETERMINED TIME AFTER APPLICATION OF SAID SOURCE OF DIRECT CURRENT THERETO, SAID TIME DELAY DEVICE OPERATIVELY CONNECTED TO SAID BASE OF SAID FIRST TRANSISTOR WHEREBY DELAYED CONDUCTION BY SAID TIME DELAY DEVICE WILL TURN ON SAID FIRST TRANSISTOR AND WHEREBY CURRENT THROUGH THE EMITTER-COLLECTOR CIRCUIT OF SAID FIRST TRANSISTOR WILL ACTUATE SAID RELAY, A FIRST MEANS RESPONSIVE TO ACTUATION OF SAID RELAY TO DIVERT ADDITIONAL CURRENT FROM SAID TERMINALS TO SAID BASE OF SAID FIRST TRANSISTOR TO HOLD SAID TRANSISTOR ON SAID FIRST MEANS COMPRISING A NORMALLY CLOSED SWITCH CONNECTED IN PARALLEL WITH THE EMITTER BASE CIRCUIT OF SAID
Claim 2
Dependent Claim 167 words
A TIME DELAY RELAY CIRCUIT, COMPRISING, IN COMBINATION, A PAIR OF TERMINALS FOR CONNECTION TO A SOURCE OF DIRECT CURRENT, A FIRST TRANSISTOR HAVING EMITTER, COLLECTOR AND BASE ELECTRODES WITH THE EMITTER-COLLECTOR CIRCUIT CONNECTED IN SERIES WITH A RELAY ACROSS SAID TERMINALS, A TIME DELAY DEVICE HAVING AN INITIAL CONDITION OF NON-CONDUCTION AND INCLUDING A CAPACITOR AND A UNIJUNCTION TRANSISTOR OPERABLY CONNECTED TO SAID TERMINALS TO CONDUCT A PREDETERMINED TIME AFTER APPLICATION OF SAID SOURCE OF DIRECT CURRENT THERETO, SAID TIME DELAY DEVICE OPERATIVELY CONNECTED TO SAID BASE OF SAID FIRST TRANSISTOR WHEREBY DELAYED CONDUCTION BY SAID TIME DELAY DEVICE WILL TURN ON SAID FIRST TRANSISTOR AND WHEREBY CURRENT THROUGH THE EMITTER-COLLECTOR CIRCUIT OF SAID FIRST TRANSISTOR WILL ACTUATE SAID RELAY, A FIRST MEANS RESPONSIVE TO ACTUATION OF SAID RELAY TO DIVERT ADDITIONAL CURRENT FROM SAID TERMINALS TO SAID BASE OF SAID FIRST TRANSISTOR TO HOLD SAID TRANSISTOR ON SAID FIRST MEANS COMPRISING A NORMALLY CLOSED SWITCH CONNECTED IN PARALLEL WITH THE EMITTER BASE CIRCUIT OF SAID

References Cited (Backward Citations)

US3165648A Cited
US3182277A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-02-06 1970-08-08 1971-02-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-02-06 1974-08-08 1975-02-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-02-06 1978-08-08 1979-02-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag