US3302005A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Impulse totalizer using solid state components
Assignee: General Electric Co
•
Filing: 1963-07-31
•
Granted: 1967-01-31
•
Expires: 1983-07-31
Abstract
No abstract record available.
Inventors
- 👤 Richard G Farnsworth
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:13
CPC Classifications
H; H03; H03K; H03K21/00; H03K21/02
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
243 words
A SOLID STATE TOTALIZER PROVIDING A SINGLE PULSE OUTPUT TOTAL FROM A PLURALITY OF RANDOM PULSE INPUTS COMPRISING: (A) A PLURALITY OF INPUT CIRCUITS, EACH OF SAID INPUT CIRCUITS COMPRISING A BI-STABLE SOLID STATE ELECTRICAL COMPONENT, EACH SAID BI-STABLE COMPONENT BEING TRIGGERED TO A SET CONDITION ON RECEIPT OF AN INPUT PULSE, (B) A FIRST LOGICAL OR CIRCUIT, MEANS ELECTRICALLY CONNECTING EACH SAID BI-STABLE COMPONENT TO SAID FIRST LOGICAL OR CIRCUIT FOR PULSING SAID FIRST OR CIRCUIT WHEN SAID BI-STABLE COMPONENT IS TRIGGERED TO ITS SET CONDITION, (C) A DELAY CIRCUIT, SAID DELAY CIRCUIT BEING ELECTRICALLY CONNECTED TO SAID FIRST OR CIRCUIT FOR ACTUATION BY THE OUTPUT OF SAID FIRST OR CIRCUIT, SAID DELAY CIRCUIT BEING ELECTRICALLY CONNECTED TO SEND A RESET PULSE TO ONE OF SAID INPUT CIRCUITS AT THE END OF THE DELAY PERIOD, SAID INPUT CIRCUITS BEING SERIALLY CONNECTED TO RECEIVE SAID RESET PULSE SEQUENTIALLY WHEREBY SAID RESET PULSE ACTS TO RESET THE FIRST BI-STABLE COMPONENT IN SERIES WHICH IS IN ITS SET CONDITION, (D) A SECOND LOGICAL OR CIRCUIT, MEANS ELECTRICALLY CONNECTING EACH SAID BI-STABLE COMPONENT TO SAID SECOND LOGICAL OR CIRCUIT FOR PULSING SAID SECOND OR CIRCUIT WHEN EACH SAID BI-STABLE COMPONENT IS RESET BY SAID RESET PULSE, THE OUTPUT OF SAID SECOND OR CIRCUIT BEING CONNECTED TO SAID FIRST OR CIRCUIT FOR PROVIDING A SELF-TRIGGERING SCAN OF SAID INPUT CIRCUITS, AND TO AN OUTPUT SWITCH TO THEREBY TOTALIZE THE PLURALITY OF INPUT PULSES TO SAID INPUT CIRCUITS.
Claim 2
Dependent Claim
243 words
A SOLID STATE TOTALIZER PROVIDING A SINGLE PULSE OUTPUT TOTAL FROM A PLURALITY OF RANDOM PULSE INPUTS COMPRISING: (A) A PLURALITY OF INPUT CIRCUITS, EACH OF SAID INPUT CIRCUITS COMPRISING A BI-STABLE SOLID STATE ELECTRICAL COMPONENT, EACH SAID BI-STABLE COMPONENT BEING TRIGGERED TO A SET CONDITION ON RECEIPT OF AN INPUT PULSE, (B) A FIRST LOGICAL OR CIRCUIT, MEANS ELECTRICALLY CONNECTING EACH SAID BI-STABLE COMPONENT TO SAID FIRST LOGICAL OR CIRCUIT FOR PULSING SAID FIRST OR CIRCUIT WHEN SAID BI-STABLE COMPONENT IS TRIGGERED TO ITS SET CONDITION, (C) A DELAY CIRCUIT, SAID DELAY CIRCUIT BEING ELECTRICALLY CONNECTED TO SAID FIRST OR CIRCUIT FOR ACTUATION BY THE OUTPUT OF SAID FIRST OR CIRCUIT, SAID DELAY CIRCUIT BEING ELECTRICALLY CONNECTED TO SEND A RESET PULSE TO ONE OF SAID INPUT CIRCUITS AT THE END OF THE DELAY PERIOD, SAID INPUT CIRCUITS BEING SERIALLY CONNECTED TO RECEIVE SAID RESET PULSE SEQUENTIALLY WHEREBY SAID RESET PULSE ACTS TO RESET THE FIRST BI-STABLE COMPONENT IN SERIES WHICH IS IN ITS SET CONDITION, (D) A SECOND LOGICAL OR CIRCUIT, MEANS ELECTRICALLY CONNECTING EACH SAID BI-STABLE COMPONENT TO SAID SECOND LOGICAL OR CIRCUIT FOR PULSING SAID SECOND OR CIRCUIT WHEN EACH SAID BI-STABLE COMPONENT IS RESET BY SAID RESET PULSE, THE OUTPUT OF SAID SECOND OR CIRCUIT BEING CONNECTED TO SAID FIRST OR CIRCUIT FOR PROVIDING A SELF-TRIGGERING SCAN OF SAID INPUT CIRCUITS, AND TO AN OUTPUT SWITCH TO THEREBY TOTALIZE THE PLURALITY OF INPUT PULSES TO SAID INPUT CIRCUITS.
References Cited (Backward Citations)
US2978174A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1970-01-30 | 1970-08-01 | 1971-01-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1974-01-30 | 1974-08-01 | 1975-01-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1978-01-30 | 1978-08-01 | 1979-01-31 | $7700.00 | Window Closed / Lapsed |