Patent US1969800A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3289174A Expired / Lapsed US ⏱️ 0.0 years remaining

Memory sector selection circuit

Assignee: General Precision Inc
•
Filing: 1963-01-22
•
Granted: 1966-11-29
•
Expires: 1983-01-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Charles W Brown
  • 👤 Grey E Stone

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 01:16
CPC Classifications
G; G11; G11B; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B5/00; G11B5/012; G11B5/02; G11B5/09; G11B2220/00; G11B2220/20

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 360 words
IN A DIGITAL COMPUTER SYSTEM WHICH INCLUDES A ROTATABLE MEMBER IN WHICH A PLURALITY OF MULTI-BIT WORDS OF BINARY-CODED DATA MAY BE STORED IN A PLURALITY OF SECTORS IN EACH OF A PLURALITY OF TRACKS EXTENDING AROUND THE MEMORY MEMBER, AND IN WHICH AN INDEX BIT IS STORED IN ONE TRACK ON SAID MEMORY MEMBER AT A SELECTED POSITION THEREON TO INDICATE WHEN SAID MEMORY MEMBER HAS A PREDETERMINED ANGULAR POSITION, THE COMBINATION OF: A DYNAMIC REGISTER FOR STORING A MULTI-BIT BINARY SIGNAL CORRESPONDING TO ONE OF SAID WORDS, SAID SIGNAL BEING DERIVED FROM A PARTICULAR SECTOR IN A PARTICULAR TRACK OF SAID MEMORY AND INCLUDING A PORTION REPRESENTING A MULTI-BIT NUMBER DISIGNATING A SELECTED SECTOR IN ANY ONE OF SAID TRACKS AND FURTHER INCLUDING A BINARY CONTROL BIT; SENSING MEANS COUPLED TO SAID REGISTER FOR SERIALLY DERIVING SAID MULTI-BIT BINARY SIGNAL THEREFROM; WRITING MEANS COUPLED TO SAID REGISTER FOR SERIALLY INTRODUCING SAID MULTI-BIT BINARY SIGNAL THERETO; CIRCULATING CIRCUITRY INTER-COUPLING SAID SENSING MEANS AND SAID WRITING MEANS FOR CIRCULATING SAID BINARY SIGNAL THROUGH SAID REGISTER AND INCLUDING BINARY COUNTER MEANS FOR CAUSING SAID PORTION OF SAID MULTI-BIT BINARY SIGNAL IN SAID REGISTER TO UNDERGO A BINARY COUNT IN EACH SUCCESSIVE CIRCULATION THERETO TO SAID CIRCULATING REGISTER; CONTROL CIRCUITRY COUPLED TO SAID CIRCULATING CIRCUITRY FOR ACTIVATING SAID BINARY COUNTER MEANS; FURTHER CIRCUITRY COUPLED TO SAID MEMORY MEMBER AND TO SAID CONTROL CIRCUITRY FOR DERIVING SAID INDEX BIT AND FOR SELECTING THE CONTROL BIT FROM THE SIGNAL INTRODUCED TO SAID RESITER, SAID FURTHER CIRCUITRY ENABLING SAID CONTROL CIRCUITRY AT A TIME INDEPENDENT OF SAID INDEX BIT WHEN SAID CONTROL BIT HAS A FIRST BINARY VALUE AND FOR ENABLING SAID CONTROL CIRCUITRY AT A TIME DETERMINED BY SAID PREDETERMINED ANGULAR POSITION OF SAID MEMORY MEMEBR WHEN SAID CONTROL BIT HAS A SECOND BINARY VALUE; AND OUTPUT CIRCUIT COUPLED TO SAID BINARY COUNTER MEANS FOR PROVIDING A SELECTION CONTROL SIGNAL WHEN SAID PORTION OF SAID MULTI-BUT BINARY SIGNAL IN SAID REGISTER HAS BEEN COUNTED TO A REFERENCE NUMBER BY SAID BINARY COUNTER MEANS, SAID SELECTION CONTROL SIGNAL SERVING TO CONTROL THE TRANSFER OF INFORMATION WITH RESPECT TO SAID SELECTED SECTOR OF SAID MEMORY MEMBER.
Claim 2
Dependent Claim 360 words
IN A DIGITAL COMPUTER SYSTEM WHICH INCLUDES A ROTATABLE MEMBER IN WHICH A PLURALITY OF MULTI-BIT WORDS OF BINARY-CODED DATA MAY BE STORED IN A PLURALITY OF SECTORS IN EACH OF A PLURALITY OF TRACKS EXTENDING AROUND THE MEMORY MEMBER, AND IN WHICH AN INDEX BIT IS STORED IN ONE TRACK ON SAID MEMORY MEMBER AT A SELECTED POSITION THEREON TO INDICATE WHEN SAID MEMORY MEMBER HAS A PREDETERMINED ANGULAR POSITION, THE COMBINATION OF: A DYNAMIC REGISTER FOR STORING A MULTI-BIT BINARY SIGNAL CORRESPONDING TO ONE OF SAID WORDS, SAID SIGNAL BEING DERIVED FROM A PARTICULAR SECTOR IN A PARTICULAR TRACK OF SAID MEMORY AND INCLUDING A PORTION REPRESENTING A MULTI-BIT NUMBER DISIGNATING A SELECTED SECTOR IN ANY ONE OF SAID TRACKS AND FURTHER INCLUDING A BINARY CONTROL BIT; SENSING MEANS COUPLED TO SAID REGISTER FOR SERIALLY DERIVING SAID MULTI-BIT BINARY SIGNAL THEREFROM; WRITING MEANS COUPLED TO SAID REGISTER FOR SERIALLY INTRODUCING SAID MULTI-BIT BINARY SIGNAL THERETO; CIRCULATING CIRCUITRY INTER-COUPLING SAID SENSING MEANS AND SAID WRITING MEANS FOR CIRCULATING SAID BINARY SIGNAL THROUGH SAID REGISTER AND INCLUDING BINARY COUNTER MEANS FOR CAUSING SAID PORTION OF SAID MULTI-BIT BINARY SIGNAL IN SAID REGISTER TO UNDERGO A BINARY COUNT IN EACH SUCCESSIVE CIRCULATION THERETO TO SAID CIRCULATING REGISTER; CONTROL CIRCUITRY COUPLED TO SAID CIRCULATING CIRCUITRY FOR ACTIVATING SAID BINARY COUNTER MEANS; FURTHER CIRCUITRY COUPLED TO SAID MEMORY MEMBER AND TO SAID CONTROL CIRCUITRY FOR DERIVING SAID INDEX BIT AND FOR SELECTING THE CONTROL BIT FROM THE SIGNAL INTRODUCED TO SAID RESITER, SAID FURTHER CIRCUITRY ENABLING SAID CONTROL CIRCUITRY AT A TIME INDEPENDENT OF SAID INDEX BIT WHEN SAID CONTROL BIT HAS A FIRST BINARY VALUE AND FOR ENABLING SAID CONTROL CIRCUITRY AT A TIME DETERMINED BY SAID PREDETERMINED ANGULAR POSITION OF SAID MEMORY MEMEBR WHEN SAID CONTROL BIT HAS A SECOND BINARY VALUE; AND OUTPUT CIRCUIT COUPLED TO SAID BINARY COUNTER MEANS FOR PROVIDING A SELECTION CONTROL SIGNAL WHEN SAID PORTION OF SAID MULTI-BUT BINARY SIGNAL IN SAID REGISTER HAS BEEN COUNTED TO A REFERENCE NUMBER BY SAID BINARY COUNTER MEANS, SAID SELECTION CONTROL SIGNAL SERVING TO CONTROL THE TRANSFER OF INFORMATION WITH RESPECT TO SAID SELECTED SECTOR OF SAID MEMORY MEMBER.

References Cited (Backward Citations)

US2815168A Cited
US2863134A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-11-28 1970-05-30 1970-11-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-11-28 1974-05-30 1974-11-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-11-28 1978-05-30 1978-11-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag