← Back to Patent Explorer
US3280338A Expired / Lapsed US ⏱️ 0.0 years remaining

Constant current biasing circuit

Assignee: Westinghouse Electric Corp
•
Filing: 1961-06-27
•
Granted: 1966-10-18
•
Expires: 1981-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Hung C Lin
  • 👤 Paul F Pittman

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 02:40
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/313; H03K3/315; H03K17/00; H03K17/14

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 98 words
IN AN AMPLIFIER CIRCUIT, A TRANSISTOR HAVING AN EMITTER ELECTRODE, COLLECTOR ELECTRODE AND A BASE ELECTRODE; MEANS FOR CONNECTING AN INPUT SIGNAL TO SAID ELECTRODE; OUTPUT MEANS CONNECTED ACROSS THE EMITTER-COLLECTOR CIRCUITS; MEANS FOR BIASING THE BASE-EMITTER CIRCUIT; MEANS FOR BIASING THE COLLECTOR-EMITTER CIRCUIT; AND A SEMICONDUCTOR DEVICE; SAID SEMICONDUCTOR DEVICE BEING CHARACTERIZED AS HAVING A VOLTAGE-AMPERE CHARACTERISTIC WHICH INCLUDES A CONSTANT CURRENT PORTION OVER A PRESELECTED RANGE OF VOLTAGE VALUES OF PREDETERMINED POLARITY; SAID SEMICONDUCTOR DEVICE CONNECTED IN SERIES CIRCUIT COMBINATION WITH SAID EMITTER AND A CAPACITOR CONNECTED IN A PARALLEL CIRCUIT RELATIONSHIP WITH SAID SEMICONDUCTOR DEVICE.
Claim 2
Dependent Claim 98 words
IN AN AMPLIFIER CIRCUIT, A TRANSISTOR HAVING AN EMITTER ELECTRODE, COLLECTOR ELECTRODE AND A BASE ELECTRODE; MEANS FOR CONNECTING AN INPUT SIGNAL TO SAID ELECTRODE; OUTPUT MEANS CONNECTED ACROSS THE EMITTER-COLLECTOR CIRCUITS; MEANS FOR BIASING THE BASE-EMITTER CIRCUIT; MEANS FOR BIASING THE COLLECTOR-EMITTER CIRCUIT; AND A SEMICONDUCTOR DEVICE; SAID SEMICONDUCTOR DEVICE BEING CHARACTERIZED AS HAVING A VOLTAGE-AMPERE CHARACTERISTIC WHICH INCLUDES A CONSTANT CURRENT PORTION OVER A PRESELECTED RANGE OF VOLTAGE VALUES OF PREDETERMINED POLARITY; SAID SEMICONDUCTOR DEVICE CONNECTED IN SERIES CIRCUIT COMBINATION WITH SAID EMITTER AND A CAPACITOR CONNECTED IN A PARALLEL CIRCUIT RELATIONSHIP WITH SAID SEMICONDUCTOR DEVICE.

References Cited (Backward Citations)

US2779871A Cited
US3054910A Cited
US3090926A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-10-17 1970-04-18 1970-10-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-10-17 1974-04-18 1974-10-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-10-17 1978-04-18 1978-10-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag