← Back to Patent Explorer
US3275848A Expired / Lapsed US ⏱️ 0.0 years remaining

Multistable circuit

Assignee: Digital Equipment Corp
•
Filing: 1963-09-19
•
Granted: 1966-09-27
•
Expires: 1983-09-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Bell Chester Gordon

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 09:21
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/29; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/0823

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 195 words
AN ELECTRONIC CIRCUIT COMPRISING (A) AT LEAST THREE LOGIC CIRCUITS, EACH OF WHICH (1) HAS A PLURALITY OF INPUR TERMINALS NOT EXCEEDING THE NUMBER OF LOGIC CIRCUITS AND AN OUTPUT TERMINAL, (2) DEVELOPS A SECOND-LEVEL OUTPUT SIGNAL ONLY WHEN ALL SAID INPUT TERMINALS RECEIVE FIRST-LEVEL SIGNALS, (3) DEVELOPS SAID FIRST-LEVEL SIGNAL AT ITS OUTPUT TERMINAL WHEN ANY ONE OR MORE OF SAID INPUT TERMINALS RECEIVERS A SECOND-LEVEL SIGNAL, (4) HAS ITS OUTPUT TERMINAL CONNECTED TO AN INPUT TERMINAL OF EACH OF THE OTHER LOGIC CIRCUITS SO THAT EACH INPUT TERMINAL OF EACH LOGIC CIRCUIT IS CONNECTED TO AN OUTPUT TERMINAL OF ANOTHER DIFFERENT LOGIC CIRCUIT, AND (5) IS ARRANGED TO DEVELOP A HIGHER OUTPUT IMPEDANCE AT ITS OUTPUT TERMINAL WHEN IT DEVELOPS SAID FIRST-LEVEL SIGNAL THAN WHEN IT DEVELOPS SAID SECOND-LEVEL SIGNAL, (B) WHEREBY IN RESPONSE TO APPLICATION OF AN INPUT SIGNAL OF SAID SECOND LEVEL TO A FIRST OUTPUT TERMINAL AND, ALTERNATIVELY, APPLICATION OF AN INPUT SIGNAL OF SAID FIRST LEVEL TO ALL OUTPUT TERMINALS EXCEPT SAID FIRST ONE, SAID CIRCUIT DEVELOPS AT SAID FIRST OUTPUT TERMINAL A PERSISTING SECOND-LEVEL SIGNAL AND CONSTRAINS THE SIGNALS AT THE OTHER OUTPUT TERMINALS TO SAID FIRST LEVEL.
Claim 2
Dependent Claim 195 words
AN ELECTRONIC CIRCUIT COMPRISING (A) AT LEAST THREE LOGIC CIRCUITS, EACH OF WHICH (1) HAS A PLURALITY OF INPUR TERMINALS NOT EXCEEDING THE NUMBER OF LOGIC CIRCUITS AND AN OUTPUT TERMINAL, (2) DEVELOPS A SECOND-LEVEL OUTPUT SIGNAL ONLY WHEN ALL SAID INPUT TERMINALS RECEIVE FIRST-LEVEL SIGNALS, (3) DEVELOPS SAID FIRST-LEVEL SIGNAL AT ITS OUTPUT TERMINAL WHEN ANY ONE OR MORE OF SAID INPUT TERMINALS RECEIVERS A SECOND-LEVEL SIGNAL, (4) HAS ITS OUTPUT TERMINAL CONNECTED TO AN INPUT TERMINAL OF EACH OF THE OTHER LOGIC CIRCUITS SO THAT EACH INPUT TERMINAL OF EACH LOGIC CIRCUIT IS CONNECTED TO AN OUTPUT TERMINAL OF ANOTHER DIFFERENT LOGIC CIRCUIT, AND (5) IS ARRANGED TO DEVELOP A HIGHER OUTPUT IMPEDANCE AT ITS OUTPUT TERMINAL WHEN IT DEVELOPS SAID FIRST-LEVEL SIGNAL THAN WHEN IT DEVELOPS SAID SECOND-LEVEL SIGNAL, (B) WHEREBY IN RESPONSE TO APPLICATION OF AN INPUT SIGNAL OF SAID SECOND LEVEL TO A FIRST OUTPUT TERMINAL AND, ALTERNATIVELY, APPLICATION OF AN INPUT SIGNAL OF SAID FIRST LEVEL TO ALL OUTPUT TERMINALS EXCEPT SAID FIRST ONE, SAID CIRCUIT DEVELOPS AT SAID FIRST OUTPUT TERMINAL A PERSISTING SECOND-LEVEL SIGNAL AND CONSTRAINS THE SIGNALS AT THE OTHER OUTPUT TERMINALS TO SAID FIRST LEVEL.

References Cited (Backward Citations)

US3012155A Cited
US3079513A Cited
US3178590A Cited
US3210569A Cited
US3166715A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-09-26 1970-03-28 1970-09-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-09-26 1974-03-28 1974-09-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-09-26 1978-03-28 1978-09-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag