← Back to Patent Explorer
US3273043A Expired / Lapsed US ⏱️ 0.0 years remaining

Regulated rectifier

Assignee: AT&T Inc
•
Filing: 1962-07-02
•
Granted: 1966-09-13
•
Expires: 1982-07-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Patrick W Clarke
  • 👤 Joseph A Pirraglia

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 09:50
CPC Classifications
H; H02; H02M; H02M7/00; H02M7/02; H02M7/04; H02M7/12; H02M7/145; H02M7/155; H02M7/162; H02M7/1623; H02M7/1626

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 424 words
A THREE-PHASE POWER SUPPLY COMPRISING FIRST, SECOND AND THIRD CONTROLLED RECTIFIERS EACH HAVING ANODE, CATHODE AND GATE ELECTRODES, A SOURCE OF ALTERNATING-CURRENT POTENTIAL HAVING A FIRST, SECOND, AND THIRD PHASE, A LOAD, MEANS FOR SERIALLY INDIVIDUALLY CONNECTING THE ANODE AND CATHODE ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD CONTROLLED RECTIFIERS BETWEEN EACH OF SAID FIRST, SECOND AND THIRD PHASES OF SAID ALTERNATING-CURRENT SOURCE AND SAID LOAD RESPECTIVELY, FIRST, SECOND, THIRD, AND FOURTH TRANSISTORS EACH HAVING BASE, COLLECTOR AND EMITTER ELECTRODES, FIRST, SECOND AND THIRD CAPACITORS, FIRST, SECOND, THIRD, FOURTH, FIFTH, AND SIXTH ASYMMETRICALLY CONDUCTING DEVICES, MEANS FOR COUPLING THE BASE AND EMITTER ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD TRANSISTORS TO EACH OF SAID FIRST, SECOND, AND THIRD PHASES OF SAID ALTERNATING-CURRENT SOURCE RESPECTIVELY, MEANS FOR SERIALLY CONNECTING IN INDIVIDUAL PATHS THE COLLECTOR ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD TRANSISTORS, SAID FIRST, SECOND, AND THIRD CAPACITORS, SAID FIRST, SECOND, AND THIRD ASYMMETRICALLY CONDUCTING DEVICES AND THE BASE ELECTRODE OF SAID FOURTH TRANSISTOR, RESPECTIVELY, MEANS FOR CONTROLLING THE STORAGE RATE OF SAID FIRST, SECOND, AND THIRD CAPACITORS COMPRISING A VARIABLE IMPEDANCE SERIALLY CONNECTING EACH OF SAID FIRST, SECOND AND THIRD CAPACITORS TO SAID LOAD, A SOURCE OF REFERENCE POTENTIAL, MEANS RESPONSIVE TO THE DIFFERENCE BETWEEN THE VOLTAGE APPEARING ACROSS SAID LOAD AND SAID REFERENCE POTENTIAL FOR CONTROLLING SAID IMPEDANCE ELEMENT, INVERTING MEANS, MEANS RESPONSIVE TO PARASITIC VARIATIONS IN SAID ENERGY STORAGE RATE OF EACH OF SAID FIRST, SECOND AND THIRD CAPACITORS, MEANS FOR CONNECTING SAID PARASITIC VARIATION RESPONSIVE MEANS TO SAID INVERTING MEANS, MEANS FOR CONNECTING SAID INVERTING MEANS TO SAID LOAD VOLTAGE REFERENCE-POTENTIAL DIFFERENCE RESPONSIVE MEANS, MEANS FOR CONNECTING SAID IMPEDANCE MEANS TO THE BASE ELECTRODE OF SAID FOURTH TRANSISTOR, FIRST, SECOND AND THIRD RESISTORS, MEANS FOR SERIALLY CONNECTING IN INDIVIDUAL DISCHARGE PATHS SAID FIRST, SECOND AND THIRD CAPACITORS, SAID FIRST, SECOND AND THIRD RESISTORS AND SAID FOURTH, FIFTH AND SIXTH ASYMMETRICALLY CONDUCTING DEVICES, MEANS INCLUDING SAID FIRST, SECOND AND THIRD RESISTORS, RESPECTIVELY, FOR CONNECTING THE EMITTER ELECTRODE OF SAID FOURTH TRANSISTOR TO THE COLLECTOR ELECTRODES OF SAID FIRST, SECOND AND THIRD TRANSISTORS A DIFFERENTIATING NETWORK, MEANS FOR CONNECTING THE COLLECTOR ELECTRODE OF SAID FOURTH TRANSISTOR TO SAID DIFFERENTIATING SAID BLOCKING OSCILLATOR TO SAID DIFFERENTIATING NETWORK, AND MEANS FOR CONNECTING THE OUTPUT OF SAID BLOCKING OSCILLATOR TO THE GATE ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD CONTROLLED RECTIFIERS WHEREBY THE STATE OF CONDUCTION OF EACH OF SAID FIRST, SECOND AND THIRD CONTROLLED RECTIFIERS IS CONTROLLED IN ACCORDANCE WITH SAID ALTERNATING-CURRENT SOURCE AND LOAD VOLTAGE VARIATIONS.
Claim 2
Dependent Claim 424 words
A THREE-PHASE POWER SUPPLY COMPRISING FIRST, SECOND AND THIRD CONTROLLED RECTIFIERS EACH HAVING ANODE, CATHODE AND GATE ELECTRODES, A SOURCE OF ALTERNATING-CURRENT POTENTIAL HAVING A FIRST, SECOND, AND THIRD PHASE, A LOAD, MEANS FOR SERIALLY INDIVIDUALLY CONNECTING THE ANODE AND CATHODE ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD CONTROLLED RECTIFIERS BETWEEN EACH OF SAID FIRST, SECOND AND THIRD PHASES OF SAID ALTERNATING-CURRENT SOURCE AND SAID LOAD RESPECTIVELY, FIRST, SECOND, THIRD, AND FOURTH TRANSISTORS EACH HAVING BASE, COLLECTOR AND EMITTER ELECTRODES, FIRST, SECOND AND THIRD CAPACITORS, FIRST, SECOND, THIRD, FOURTH, FIFTH, AND SIXTH ASYMMETRICALLY CONDUCTING DEVICES, MEANS FOR COUPLING THE BASE AND EMITTER ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD TRANSISTORS TO EACH OF SAID FIRST, SECOND, AND THIRD PHASES OF SAID ALTERNATING-CURRENT SOURCE RESPECTIVELY, MEANS FOR SERIALLY CONNECTING IN INDIVIDUAL PATHS THE COLLECTOR ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD TRANSISTORS, SAID FIRST, SECOND, AND THIRD CAPACITORS, SAID FIRST, SECOND, AND THIRD ASYMMETRICALLY CONDUCTING DEVICES AND THE BASE ELECTRODE OF SAID FOURTH TRANSISTOR, RESPECTIVELY, MEANS FOR CONTROLLING THE STORAGE RATE OF SAID FIRST, SECOND, AND THIRD CAPACITORS COMPRISING A VARIABLE IMPEDANCE SERIALLY CONNECTING EACH OF SAID FIRST, SECOND AND THIRD CAPACITORS TO SAID LOAD, A SOURCE OF REFERENCE POTENTIAL, MEANS RESPONSIVE TO THE DIFFERENCE BETWEEN THE VOLTAGE APPEARING ACROSS SAID LOAD AND SAID REFERENCE POTENTIAL FOR CONTROLLING SAID IMPEDANCE ELEMENT, INVERTING MEANS, MEANS RESPONSIVE TO PARASITIC VARIATIONS IN SAID ENERGY STORAGE RATE OF EACH OF SAID FIRST, SECOND AND THIRD CAPACITORS, MEANS FOR CONNECTING SAID PARASITIC VARIATION RESPONSIVE MEANS TO SAID INVERTING MEANS, MEANS FOR CONNECTING SAID INVERTING MEANS TO SAID LOAD VOLTAGE REFERENCE-POTENTIAL DIFFERENCE RESPONSIVE MEANS, MEANS FOR CONNECTING SAID IMPEDANCE MEANS TO THE BASE ELECTRODE OF SAID FOURTH TRANSISTOR, FIRST, SECOND AND THIRD RESISTORS, MEANS FOR SERIALLY CONNECTING IN INDIVIDUAL DISCHARGE PATHS SAID FIRST, SECOND AND THIRD CAPACITORS, SAID FIRST, SECOND AND THIRD RESISTORS AND SAID FOURTH, FIFTH AND SIXTH ASYMMETRICALLY CONDUCTING DEVICES, MEANS INCLUDING SAID FIRST, SECOND AND THIRD RESISTORS, RESPECTIVELY, FOR CONNECTING THE EMITTER ELECTRODE OF SAID FOURTH TRANSISTOR TO THE COLLECTOR ELECTRODES OF SAID FIRST, SECOND AND THIRD TRANSISTORS A DIFFERENTIATING NETWORK, MEANS FOR CONNECTING THE COLLECTOR ELECTRODE OF SAID FOURTH TRANSISTOR TO SAID DIFFERENTIATING SAID BLOCKING OSCILLATOR TO SAID DIFFERENTIATING NETWORK, AND MEANS FOR CONNECTING THE OUTPUT OF SAID BLOCKING OSCILLATOR TO THE GATE ELECTRODES OF EACH OF SAID FIRST, SECOND, AND THIRD CONTROLLED RECTIFIERS WHEREBY THE STATE OF CONDUCTION OF EACH OF SAID FIRST, SECOND AND THIRD CONTROLLED RECTIFIERS IS CONTROLLED IN ACCORDANCE WITH SAID ALTERNATING-CURRENT SOURCE AND LOAD VOLTAGE VARIATIONS.

References Cited (Backward Citations)

US2630557A Cited
GB756180A Cited
US3005143A Cited
US3005946A Cited
US3114097A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-09-12 1970-03-14 1970-09-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-09-12 1974-03-14 1974-09-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-09-12 1978-03-14 1978-09-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag