← Back to Patent Explorer
US3265976A Expired / Lapsed US ⏱️ 0.0 years remaining

Combined frequency and phase discriminator

Assignee: Collins Radio Co
•
Filing: 1964-02-24
•
Granted: 1966-08-09
•
Expires: 1984-02-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Jr Samuel L Broadhead

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:39
CPC Classifications
H; H03; H03D; H03D13/00; H03D13/007; H03D13/009

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 244 words
A COMBINED FREQUENCY AND PHASE DISCRIMINATOR CIRCUIT CONNECTED TO RECEIVE A FIRST FREQUENCY INPUT SIGNAL FROM A FIRST SIGNAL SOURCE AND A SECOND FREQUENCY INPUT SIGNAL FROM A SECOND SIGNAL SOURCE OF DEVELOPING FREQUENCEY DIFFERENCE OUTPUT VOLTAGES AND/OR PHASE DISCRIMINATOR OUTPUT VOLTAGES THROUGH THE FREQUENCY DIFFERENCE, PHASE ERROR, AND OVERLAPPING RANGES OF DISCRIMINATOR OPERATION, AND INCLUDING: FIRST FREQUENCY INPUT SIGNAL COUPLING MEANS; DUAL OUTPUT MEANS FROM SAID FIRST FREQUENCY INPUT SIGNAL COUPLING MEANS; MEANS IMPARTING A PHASE SHIFT IN THE SIGNAL OUTPUTS TRANSMITTED TO SAID DUAL OUTPUT MEANS; SECOND FREQUENCY INPUT SIGNAL COUPLING MEANS; SAID SECOND FREQUENCY INPUT SIGNAL COUPLING MEANS HAVING DUAL SECONDARY COUPLING ELEMENTS WITH ONE OF SAID DUAL COUPLING ELEMENTS CONNECTED TO RECEIVE A SIGNAL FROM ONE OF SAID DUAL OUTPUT MEANS OF THE FIRST SIGNAL COUPLING MEANS, AND THE OTHER SECONDARY COUPLING ELEMENT BEING CONNECTED TO RECEIVE A SIGNAL FROM THE OTHER OF SAID DUAL OUTPUT MEANS; EACH OF SAID SECONDARY COUPLING ELEMENTS ALSO BEING CONNECTED TO A SIGNAL ENVELOPE DETECTOR PORTION; SAID SIGNAL ENVELOPE DETECTOR PORTION HAVING TWO INPUT CONNECTIONS TO AN OUTPUT SIGNAL PEAK INTEGRATOR SECTION; SAID OUTPUT SIGNAL PEAK INTEGRATOR SECTION INCLUDING A FREQUENCY SIGNAL BIASING NETWORK BETWEEN EACH OUTPUT FROM THE SIGNAL ENVELOPE DETECTOR PORTION AND TWO DIODES CONNECTED CATHODE TO ANODE BETWEEN THE TWO FREQUENCY SIGNAL BIASING NETWORKS; AND THE COMMON JUNCTION OF SAID DIODES BEING CONNECTED THROUGH CAPACITIVE CIRCUIT MEANS TO A VOLTAGE POTENTIAL REFERENCE SOURCE AND THROUGH RESISTIVE MEANS TO AN OUTPUT TERMINAL.
Claim 2
Dependent Claim 244 words
A COMBINED FREQUENCY AND PHASE DISCRIMINATOR CIRCUIT CONNECTED TO RECEIVE A FIRST FREQUENCY INPUT SIGNAL FROM A FIRST SIGNAL SOURCE AND A SECOND FREQUENCY INPUT SIGNAL FROM A SECOND SIGNAL SOURCE OF DEVELOPING FREQUENCEY DIFFERENCE OUTPUT VOLTAGES AND/OR PHASE DISCRIMINATOR OUTPUT VOLTAGES THROUGH THE FREQUENCY DIFFERENCE, PHASE ERROR, AND OVERLAPPING RANGES OF DISCRIMINATOR OPERATION, AND INCLUDING: FIRST FREQUENCY INPUT SIGNAL COUPLING MEANS; DUAL OUTPUT MEANS FROM SAID FIRST FREQUENCY INPUT SIGNAL COUPLING MEANS; MEANS IMPARTING A PHASE SHIFT IN THE SIGNAL OUTPUTS TRANSMITTED TO SAID DUAL OUTPUT MEANS; SECOND FREQUENCY INPUT SIGNAL COUPLING MEANS; SAID SECOND FREQUENCY INPUT SIGNAL COUPLING MEANS HAVING DUAL SECONDARY COUPLING ELEMENTS WITH ONE OF SAID DUAL COUPLING ELEMENTS CONNECTED TO RECEIVE A SIGNAL FROM ONE OF SAID DUAL OUTPUT MEANS OF THE FIRST SIGNAL COUPLING MEANS, AND THE OTHER SECONDARY COUPLING ELEMENT BEING CONNECTED TO RECEIVE A SIGNAL FROM THE OTHER OF SAID DUAL OUTPUT MEANS; EACH OF SAID SECONDARY COUPLING ELEMENTS ALSO BEING CONNECTED TO A SIGNAL ENVELOPE DETECTOR PORTION; SAID SIGNAL ENVELOPE DETECTOR PORTION HAVING TWO INPUT CONNECTIONS TO AN OUTPUT SIGNAL PEAK INTEGRATOR SECTION; SAID OUTPUT SIGNAL PEAK INTEGRATOR SECTION INCLUDING A FREQUENCY SIGNAL BIASING NETWORK BETWEEN EACH OUTPUT FROM THE SIGNAL ENVELOPE DETECTOR PORTION AND TWO DIODES CONNECTED CATHODE TO ANODE BETWEEN THE TWO FREQUENCY SIGNAL BIASING NETWORKS; AND THE COMMON JUNCTION OF SAID DIODES BEING CONNECTED THROUGH CAPACITIVE CIRCUIT MEANS TO A VOLTAGE POTENTIAL REFERENCE SOURCE AND THROUGH RESISTIVE MEANS TO AN OUTPUT TERMINAL.

References Cited (Backward Citations)

US2476804A Cited
US2703380A Cited
US2658996A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-08-08 1970-02-07 1970-08-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-08-08 1974-02-07 1974-08-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-08-08 1978-02-07 1978-08-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag