← Back to Patent Explorer
US3263097A Expired / Lapsed US ⏱️ 0.0 years remaining

Reversible counter stage

Assignee: Individual
•
Filing: 1964-04-23
•
Granted: 1966-07-26
•
Expires: 1984-04-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Milton L Noble

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 04:55
CPC Classifications
H; H03; H03K; H03K21/00; H03K21/02; H03K23/00; H03K23/40; H03K23/50; H03K23/56

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 165 words
A BINARY COUNTER COMPRISING: (A) A FIRST SOURCE OF ELECTRICAL PULSE WHICH ARE TO BE ADDITIVELY ACCUMULATED IN THE COUNTER; (B) A SECOND SOURCE OF ELECTRICAL PULSES WHICH ARE TO BE SUBTRACTED FROM THE ACCUMULATION OF THE COUNTER; (C) A FIRST TRANSISTORIZED FLIP-FLOP CIRCUIT; (D) MEANS FOR COUPLING BOTH SAID SOURCES TO BOTH BASE INPUT CIRCUITS OF THE FIRST FLIO-FLOP CIRCUIT; (E) A SECOND TRANSISTORIZED FLIP-FLOP CIRCUIT; (F) MEANS INCLUDING A CAPACITOR AND A SERIES-CONNECTED DIODE FOR COUPLING THE FIRST SOURCE TO THE INPUT CIRCUIT OF THE SECOND TRANSISTORIZED FLIP-FLOP CIRCUIT; (G) MEANS INCLUDING A RESISTOR FOR CONNECTING ONE COLLECTOR OF THE FIRST TRANSISTORIZED FLIP-FLOP CIRCUIT TO THE JUNCTION OF THE SERIES-CONNECTED CAPACITOR AND DIODE; (H) MEANS INCLUDING ANOTHER CAPACITOR AND SERIES CONNECTED DIODE FOR COUPLING THE SECOND SOURCE TO THE INPUT CIRCUIT OF THE SECOND TRANSISTORIZED FLIP-FLOP CIR(I) MEANS INCLUDING ANOTHER RESISTOR FOR CONNECTING THE OTHER COLLECTOR OF THE FIRST TRANSISTORIZED FLIP-FLOP CIRCUIT TO THE JUNCTION OF THE SAID OTHER SERIES-CONNECTED CAPACITOR AND DIODE.
Claim 2
Dependent Claim 165 words
A BINARY COUNTER COMPRISING: (A) A FIRST SOURCE OF ELECTRICAL PULSE WHICH ARE TO BE ADDITIVELY ACCUMULATED IN THE COUNTER; (B) A SECOND SOURCE OF ELECTRICAL PULSES WHICH ARE TO BE SUBTRACTED FROM THE ACCUMULATION OF THE COUNTER; (C) A FIRST TRANSISTORIZED FLIP-FLOP CIRCUIT; (D) MEANS FOR COUPLING BOTH SAID SOURCES TO BOTH BASE INPUT CIRCUITS OF THE FIRST FLIO-FLOP CIRCUIT; (E) A SECOND TRANSISTORIZED FLIP-FLOP CIRCUIT; (F) MEANS INCLUDING A CAPACITOR AND A SERIES-CONNECTED DIODE FOR COUPLING THE FIRST SOURCE TO THE INPUT CIRCUIT OF THE SECOND TRANSISTORIZED FLIP-FLOP CIRCUIT; (G) MEANS INCLUDING A RESISTOR FOR CONNECTING ONE COLLECTOR OF THE FIRST TRANSISTORIZED FLIP-FLOP CIRCUIT TO THE JUNCTION OF THE SERIES-CONNECTED CAPACITOR AND DIODE; (H) MEANS INCLUDING ANOTHER CAPACITOR AND SERIES CONNECTED DIODE FOR COUPLING THE SECOND SOURCE TO THE INPUT CIRCUIT OF THE SECOND TRANSISTORIZED FLIP-FLOP CIR(I) MEANS INCLUDING ANOTHER RESISTOR FOR CONNECTING THE OTHER COLLECTOR OF THE FIRST TRANSISTORIZED FLIP-FLOP CIRCUIT TO THE JUNCTION OF THE SAID OTHER SERIES-CONNECTED CAPACITOR AND DIODE.

References Cited (Backward Citations)

US2735005A Cited
US2656106A Cited
US2999207A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-07-25 1970-01-24 1970-07-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-07-25 1974-01-24 1974-07-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-07-25 1978-01-24 1978-07-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag