← Back to Patent Explorer
US3261012A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog to digital conversion system

Assignee: Westinghouse Electric Corp
•
Filing: 1963-03-22
•
Granted: 1966-07-12
•
Expires: 1983-03-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 John M Bentley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 14:16
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/48

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 134 words
AN ANALOG-TO-DIGTAL CONVERTER COMPRISING, A COMPARATOR CIRCUIT HAVING A PAIR OF OUTPUT MEANS; MEANS FOR APPLYING INPUT ANALOG SIGNALS TO SAID COMPARATOR CIRCUIT; A MULTIVIBRATOR OF THE TYPE IN WHICH THE OUTPUT ALTERNATES BETWEEN ZERO AND THE 1 STATE IN RESPONSE TO TWO SEPARATE INPUTS; A SIGNAL RESPONSIVE COUNTER HAVING A PLURALITY OF BISTABLE COUNTING STAGES OF THE TYPE IN WHICH THE STATES ARE CHANGED IN RESPONSE TO ALL PULSES OF THE SAME SELECTED POLARITY, A DIGITAL-TO-ANALOG ELECTRICAL SUMMATION NETWORK ADAPTED TO BE ENERGIZED IN RESONSE TO THE OUTPUT FROM ONE SIDE OF EACH OF SAID STAGES OF SID COUNTING TO PROVIDE A BINARY DIGITAL ANALOG REPRESENTATION OF THE DIGITS STORED IN SAID COUNTER; MEANS FOR SUPPLYING THE BINARY DIGITAL REFERENCE VOLTAGE OUTPUT FROM SAID SUMMATION NETWORK TO SAID COMPARATOR CIRCUIT; MEANS FOR SUP-
Claim 2
Dependent Claim 134 words
AN ANALOG-TO-DIGTAL CONVERTER COMPRISING, A COMPARATOR CIRCUIT HAVING A PAIR OF OUTPUT MEANS; MEANS FOR APPLYING INPUT ANALOG SIGNALS TO SAID COMPARATOR CIRCUIT; A MULTIVIBRATOR OF THE TYPE IN WHICH THE OUTPUT ALTERNATES BETWEEN ZERO AND THE 1 STATE IN RESPONSE TO TWO SEPARATE INPUTS; A SIGNAL RESPONSIVE COUNTER HAVING A PLURALITY OF BISTABLE COUNTING STAGES OF THE TYPE IN WHICH THE STATES ARE CHANGED IN RESPONSE TO ALL PULSES OF THE SAME SELECTED POLARITY, A DIGITAL-TO-ANALOG ELECTRICAL SUMMATION NETWORK ADAPTED TO BE ENERGIZED IN RESONSE TO THE OUTPUT FROM ONE SIDE OF EACH OF SAID STAGES OF SID COUNTING TO PROVIDE A BINARY DIGITAL ANALOG REPRESENTATION OF THE DIGITS STORED IN SAID COUNTER; MEANS FOR SUPPLYING THE BINARY DIGITAL REFERENCE VOLTAGE OUTPUT FROM SAID SUMMATION NETWORK TO SAID COMPARATOR CIRCUIT; MEANS FOR SUP-

References Cited (Backward Citations)

US2836356A Cited
US2989741A Cited
US2991372A Cited
US3098162A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-07-11 1970-01-10 1970-07-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-07-11 1974-01-10 1974-07-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-07-11 1978-01-10 1978-07-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag