← Back to Patent Explorer
US3259835A Expired / Lapsed US ⏱️ 0.0 years remaining

Variable-impedance electric circuits

Assignee: The General Electric Company PLC
•
Filing: 1962-11-20
•
Granted: 1966-07-05
•
Expires: 1982-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Mcpherson John Wemyss

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 07:52
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/59

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 122 words
A VARIABLE-IMPEDANCE ELECTRIC CIRCUIT COMPRISING AN INPUT TERMINAL, AND OUTPUT TERMINAL, A PLURALITY OF PATHS, MEANS TO CONNECT SAID PATHS IN PARALLEL BETWEEN THE INPUT AND OUTPUT TERMINALS, A PLURALITY OF TRANSISTOR EQUAL IN NUMBER TO THE NUMBER OF SAID PATHS, EACH TRANSISTOR HAVING FIRST AND SECOND ELECTRODES AND A CONTROL ELECTRODE, EACH ONE OF SAID PATHS INCLUDING THE PATH BETWEEN SAID FIRST AND SECOND ELECTRODES OF RESPECTIVE ONE OF SAID TRANSISTORS, AT LEAST ONE OF SAID PLURALITY OF PATHS INCLUDING A RESISTANCE CONNECTED DIRECTLY IN SERIES WITH THE RESPECTIVE TRANSISTOR, A POTENTIAL DIVIDING NETWORK, THE CONTROL ELECTRODES OF SAID TRANSISTORS EACH BEING CONNECTED TO A RESPECTIVE TAPPING POINT OF THE POTENTIAL DIVIDING NETWORK, AND MEANS FOR APPLYING A VARIABLE VOLTAGE ACROSS
Claim 2
Dependent Claim 122 words
A VARIABLE-IMPEDANCE ELECTRIC CIRCUIT COMPRISING AN INPUT TERMINAL, AND OUTPUT TERMINAL, A PLURALITY OF PATHS, MEANS TO CONNECT SAID PATHS IN PARALLEL BETWEEN THE INPUT AND OUTPUT TERMINALS, A PLURALITY OF TRANSISTOR EQUAL IN NUMBER TO THE NUMBER OF SAID PATHS, EACH TRANSISTOR HAVING FIRST AND SECOND ELECTRODES AND A CONTROL ELECTRODE, EACH ONE OF SAID PATHS INCLUDING THE PATH BETWEEN SAID FIRST AND SECOND ELECTRODES OF RESPECTIVE ONE OF SAID TRANSISTORS, AT LEAST ONE OF SAID PLURALITY OF PATHS INCLUDING A RESISTANCE CONNECTED DIRECTLY IN SERIES WITH THE RESPECTIVE TRANSISTOR, A POTENTIAL DIVIDING NETWORK, THE CONTROL ELECTRODES OF SAID TRANSISTORS EACH BEING CONNECTED TO A RESPECTIVE TAPPING POINT OF THE POTENTIAL DIVIDING NETWORK, AND MEANS FOR APPLYING A VARIABLE VOLTAGE ACROSS

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-07-04 1970-01-03 1970-07-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-07-04 1974-01-03 1974-07-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-07-04 1978-01-03 1978-07-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag