← Back to Patent Explorer
US3259757A Expired / Lapsed US ⏱️ 0.0 years remaining

High speed active triggering circuit for use with a binary

Assignee: Bendix Corp
•
Filing: 1963-05-20
•
Granted: 1966-07-05
•
Expires: 1983-05-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Thomas J Lavin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 03:27
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/01; H03K3/013; G; G11; G11C; G11C19/00; G11C19/28; H03K3/012; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 146 words
A TRIGGER CIRCUIT FOR USE WITH A BINARY OF THE KIND HAVING SET AND RESET INPUTS AND CHANGING STATE IN RESPONSE TO A PREDETERMINED POLARITY GOING TRIGGER SIGNAL, COMPRISING FIRST AND SECOND TRANSISTORS CONNECTED RESPECTIVELY TO THE SET AND RESET INPUTS OF THE BINARY, MEANS CONNECTED TO THE TRANSISTORS FOR APPLYING A GIVEN POLARITY GOING COMPLEMENTARY INPUT SIGNAL THERETO, CAPACITORS CONNECTED TO THE INPUT SIGNAL MEANS AND CONNECTING THE FIRST AND SECOND TRANSISTORS RESPECTIVELY TO THE RESET AND SET INPUTS OF THE BINARY, SAID CAPACITORS BEING CONNECTED AND ARRANGED TO RECEIVE A CHARGE FROM THE INPUT SIGNAL MEANS PRIOR TO AN EXCURSION OF THE SIGNAL IN A GIVEN POLARITY SENSE AND THEN DISCHARGING THROUGH AT LEAST ONE TRANSISTOR RENDERING SAID TRANSISTOR IN A CONDUCTING STATE IMMEDIATELY SUBSEQUENT TO THE GIVEN POLARITY EXCURSION OF SAID INPUT SIGNAL TO APPLY THE PREDETERMINED POLARITY TRIGGER SIGNAL TO THE BINARY.
Claim 2
Dependent Claim 146 words
A TRIGGER CIRCUIT FOR USE WITH A BINARY OF THE KIND HAVING SET AND RESET INPUTS AND CHANGING STATE IN RESPONSE TO A PREDETERMINED POLARITY GOING TRIGGER SIGNAL, COMPRISING FIRST AND SECOND TRANSISTORS CONNECTED RESPECTIVELY TO THE SET AND RESET INPUTS OF THE BINARY, MEANS CONNECTED TO THE TRANSISTORS FOR APPLYING A GIVEN POLARITY GOING COMPLEMENTARY INPUT SIGNAL THERETO, CAPACITORS CONNECTED TO THE INPUT SIGNAL MEANS AND CONNECTING THE FIRST AND SECOND TRANSISTORS RESPECTIVELY TO THE RESET AND SET INPUTS OF THE BINARY, SAID CAPACITORS BEING CONNECTED AND ARRANGED TO RECEIVE A CHARGE FROM THE INPUT SIGNAL MEANS PRIOR TO AN EXCURSION OF THE SIGNAL IN A GIVEN POLARITY SENSE AND THEN DISCHARGING THROUGH AT LEAST ONE TRANSISTOR RENDERING SAID TRANSISTOR IN A CONDUCTING STATE IMMEDIATELY SUBSEQUENT TO THE GIVEN POLARITY EXCURSION OF SAID INPUT SIGNAL TO APPLY THE PREDETERMINED POLARITY TRIGGER SIGNAL TO THE BINARY.

References Cited (Backward Citations)

US3114049A Cited
US2906894A Cited
US3193695A Cited
US3187200A Cited
US3131317A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-07-04 1970-01-03 1970-07-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-07-04 1974-01-03 1974-07-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-07-04 1978-01-03 1978-07-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag