← Back to Patent Explorer
US3255402A Expired / Lapsed US ⏱️ 0.0 years remaining

Current control circuits

Assignee: Siemens and Halske AG
•
Filing: 1960-09-22
•
Granted: 1966-06-07
•
Expires: 1980-09-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Vollnhals Friedemann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 15:22
CPC Classifications
G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/22

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 174 words
AN ELECTRONIC TWO-TERMINAL CIRCUIT ARRANGEMENT HAVING AN INPUT TERMINAL AND AN OUTPUT TERMINAL, CONNECTED IN A CURRENT-TRANSVERSED BRANCH FOR MAINTAINING THE CURRENT IN SUCH BRANCH CONSTANT, COMPRISING A FIRST RESISTOR AND A FIRST TRANSISTOR HAVING AN EMITTER, A BASE, AND A COLLECTOR, MEANS CONNECTING SAID FIRST RESISTOR IN A FIRST SERIES CIRCUIT WITH THE EMITTER-COLLECTOR PATH OF SAID FIRST TRANSISTOR OPERATIVELY EXTENDING BETWEEN SAID INPUT TERMINAL AND SAID OUTPUT TERMINAL, A ZENER DIODE, A SECOND TRANSISTOR OF THE SAME TYPE AS SAID FIRST TRANSISTOR, SAID SECOND TRANSISTOR HAVING AN EMITTER, A BASE, AND A COLLECTOR, A SECOND RESISTOR, MEANS CONNECTING SAID ZENER DIODE, THE EMITTERCOLLECTOR PATH OF SAID SECOND TRANSISTOR AND SAID SECOND RESISTOR IN A SECOND SERIES CIRCUIT OPERATIVELY EXTENDING BETWEEN SAID INPUT TERMINAL AND SAID OUTPUT TERMINAL, AND WITH SAID FIRST SERIES CIRCUIT FORMING PARALLEL CURRENT PATHS IN SAID CURRENT-TRAVERSED BRANCH, MEANS CONNECTING THE BASE OF SAID FIRST TRANSISTOR WITH THE COLLECTOR OF SAID SECOND TRANSISTOR, AND MEANS CONNECTING THE BASE OF SAID SECOND TRANSISTOR WITH THE EMITTER OF SAID FIRST TRANSISTOR.
Claim 2
Dependent Claim 174 words
AN ELECTRONIC TWO-TERMINAL CIRCUIT ARRANGEMENT HAVING AN INPUT TERMINAL AND AN OUTPUT TERMINAL, CONNECTED IN A CURRENT-TRANSVERSED BRANCH FOR MAINTAINING THE CURRENT IN SUCH BRANCH CONSTANT, COMPRISING A FIRST RESISTOR AND A FIRST TRANSISTOR HAVING AN EMITTER, A BASE, AND A COLLECTOR, MEANS CONNECTING SAID FIRST RESISTOR IN A FIRST SERIES CIRCUIT WITH THE EMITTER-COLLECTOR PATH OF SAID FIRST TRANSISTOR OPERATIVELY EXTENDING BETWEEN SAID INPUT TERMINAL AND SAID OUTPUT TERMINAL, A ZENER DIODE, A SECOND TRANSISTOR OF THE SAME TYPE AS SAID FIRST TRANSISTOR, SAID SECOND TRANSISTOR HAVING AN EMITTER, A BASE, AND A COLLECTOR, A SECOND RESISTOR, MEANS CONNECTING SAID ZENER DIODE, THE EMITTERCOLLECTOR PATH OF SAID SECOND TRANSISTOR AND SAID SECOND RESISTOR IN A SECOND SERIES CIRCUIT OPERATIVELY EXTENDING BETWEEN SAID INPUT TERMINAL AND SAID OUTPUT TERMINAL, AND WITH SAID FIRST SERIES CIRCUIT FORMING PARALLEL CURRENT PATHS IN SAID CURRENT-TRAVERSED BRANCH, MEANS CONNECTING THE BASE OF SAID FIRST TRANSISTOR WITH THE COLLECTOR OF SAID SECOND TRANSISTOR, AND MEANS CONNECTING THE BASE OF SAID SECOND TRANSISTOR WITH THE EMITTER OF SAID FIRST TRANSISTOR.

References Cited (Backward Citations)

US2967991A Cited
US2991407A Cited
FR1227670A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-06-06 1969-12-06 1970-06-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-06-06 1973-12-06 1974-06-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-06-06 1977-12-06 1978-06-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag