← Back to Patent Explorer
US3248664A Expired / Lapsed US ⏱️ 0.0 years remaining

System for synchronizing a local clock generator with binary data signals

Assignee: Honeywell Inc
•
Filing: 1963-11-20
•
Granted: 1966-04-26
•
Expires: 1983-11-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Krasnick Bernard
  • 👤 David T Ellis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 22:24
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 123 words
A COMMUNICATIONS SYNCHRONIZER FOR RECEIVED BINARY SIGNALS COMPRISING A FIRST HIGH-Q ELECTROMECHANICALLY STABILIZED OSCILLATOR HAVING A FREQUENCY ADJUSTABLE WITHIN NARROW LIMITS CORRESPONDING TO THE BIT RATE OF SAID SIGNALS, A SECOND OSCILLATOR TRIGGERED TO OSCILLATE IN ACCORDANCE WITH THE FREQUENCY OF SAID FIRST OSCILLATOR AND WITH ADJUSTABLE PHASE RELATIVE TO SAID FIRST OSCILLATOR, MEANS RESPONSIVE TO THE OUTPUT OF SAID SECOND OSCILLATOR AND RECEIVED BINARY SIGNALS FOR ALTERING THE PHASE OF SAID SECOND OSCILLATOR TO MAINTAIN A PREDETERMINED PHASE RELATION BETWEEN SAID OUTPUT AND SAID BINARY SIGNALS, MEANS RESPONSIVE TO SUSTAINED DEVIATION FROM SAID PREDETERMINED PHASE RELATION FOR CHANGING THE FREQUENCY OF SAID FIRST OSCILLATOR TO CORRESPOND TO SAID BIT RATE, AND MEANS FOR OBTAINING A SYNCHRONIZING SIGNALS OUTPUT FROM SAID SECOND OSCILLATOR.
Claim 2
Dependent Claim 123 words
A COMMUNICATIONS SYNCHRONIZER FOR RECEIVED BINARY SIGNALS COMPRISING A FIRST HIGH-Q ELECTROMECHANICALLY STABILIZED OSCILLATOR HAVING A FREQUENCY ADJUSTABLE WITHIN NARROW LIMITS CORRESPONDING TO THE BIT RATE OF SAID SIGNALS, A SECOND OSCILLATOR TRIGGERED TO OSCILLATE IN ACCORDANCE WITH THE FREQUENCY OF SAID FIRST OSCILLATOR AND WITH ADJUSTABLE PHASE RELATIVE TO SAID FIRST OSCILLATOR, MEANS RESPONSIVE TO THE OUTPUT OF SAID SECOND OSCILLATOR AND RECEIVED BINARY SIGNALS FOR ALTERING THE PHASE OF SAID SECOND OSCILLATOR TO MAINTAIN A PREDETERMINED PHASE RELATION BETWEEN SAID OUTPUT AND SAID BINARY SIGNALS, MEANS RESPONSIVE TO SUSTAINED DEVIATION FROM SAID PREDETERMINED PHASE RELATION FOR CHANGING THE FREQUENCY OF SAID FIRST OSCILLATOR TO CORRESPOND TO SAID BIT RATE, AND MEANS FOR OBTAINING A SYNCHRONIZING SIGNALS OUTPUT FROM SAID SECOND OSCILLATOR.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-04-25 1969-10-25 1970-04-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-04-25 1973-10-25 1974-04-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-04-25 1977-10-25 1978-04-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag