← Back to Patent Explorer
US3244910A Expired / Lapsed US ⏱️ 0.0 years remaining

Electric switching circuit

Assignee: Bendix Corp
•
Filing: 1963-04-18
•
Granted: 1966-04-05
•
Expires: 1983-04-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Mitchell S Leifer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 02:39
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/60; H03K17/66; H03K17/665; H03K17/666; H03K17/667; H03K17/04; H03K17/041; H03K17/0412; H03K17/04126

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 119 words
A CURRENT SWITCHING COMPRISING IN COMBINATION A DRIVE STAGE HAVING AN INPUT PROVIDING AN OUTPUT VOLTAGE CHARACTERIZED BY TWO DISCRETE AMPLITUDE LEVELS OF DIFFERENT POLARITY; A SOURCE OF POTENTIALS; A TRANSISTOR HAVING A COLLECTOR AND AN EMITTER INTERCONNECTED WITH SAID SOURCE OF POTENTIAL AND HAVING A BASE; A CURRENT LIMITING RESISTOR CONNECTING THE BASE OF THE TRANSISTOR TO THE OUTPUT OF THE DRIVE STAGE FOR PASSING A CURRENT PROPORTIONAL TO THE OUTPUT VOLTAGE THERETHROUGH TO RENDER THE TRANSISTOR IN A SATURATION AND A CUTOFF REGION IN ACCORDANCE THEREWITH, AND A DIODE INTERCONNECTING THE BASE OF THE TRANSISTOR WITH THE SOURCE OF POTENTIAL AND BACKBIASED WHILE THE TRANSISTOR IS IN SATURATION AND FORWARD BIASED WHILE THE TRANSISTOR IS IN CUTOFF.
Claim 2
Dependent Claim 119 words
A CURRENT SWITCHING COMPRISING IN COMBINATION A DRIVE STAGE HAVING AN INPUT PROVIDING AN OUTPUT VOLTAGE CHARACTERIZED BY TWO DISCRETE AMPLITUDE LEVELS OF DIFFERENT POLARITY; A SOURCE OF POTENTIALS; A TRANSISTOR HAVING A COLLECTOR AND AN EMITTER INTERCONNECTED WITH SAID SOURCE OF POTENTIAL AND HAVING A BASE; A CURRENT LIMITING RESISTOR CONNECTING THE BASE OF THE TRANSISTOR TO THE OUTPUT OF THE DRIVE STAGE FOR PASSING A CURRENT PROPORTIONAL TO THE OUTPUT VOLTAGE THERETHROUGH TO RENDER THE TRANSISTOR IN A SATURATION AND A CUTOFF REGION IN ACCORDANCE THEREWITH, AND A DIODE INTERCONNECTING THE BASE OF THE TRANSISTOR WITH THE SOURCE OF POTENTIAL AND BACKBIASED WHILE THE TRANSISTOR IS IN SATURATION AND FORWARD BIASED WHILE THE TRANSISTOR IS IN CUTOFF.

References Cited (Backward Citations)

US3089962A Cited
US3164826A Cited
US3160765A Cited
US3160766A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-04-04 1969-10-04 1970-04-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-04-04 1973-10-04 1974-04-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-04-04 1977-10-04 1978-04-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag