← Back to Patent Explorer
US3233177A Expired / Lapsed US ⏱️ 0.0 years remaining

Radio frequency receiver gain control system with constant input impedance

Assignee: Bankers Trust Co
•
Filing: 1962-09-17
•
Granted: 1966-02-01
•
Expires: 1982-09-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Charles S Stone

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 15:06
CPC Classifications
H; H03; H03G; H03G1/00; H03G1/0005; H03G1/0017

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 115 words
A CONSTANT INPUT RESISTANCE AND CONSTANT AMPLITUDE AMPLIFYING CIRCUIT COMPRISING AN AMPLIFIER HAVING AN INPUT TERMINAL AND AN OUTPUT TERMINAL; TWO SIGNAL INPUT TERMINALS; A FIRST RESISTOR AND A VARIABLE RESISTOR CONNECTED IN SERIES CIRCUIT RELATIONSHIP BETWEEN SAID SIGNAL INPUT TERMINALS, THE JUNCTION OF SAID FIRST RESISTOR AND SAID VARIABLE RESISTOR BEING COUPLED TO SAID AMPLIFIER INPUT TERMINAL; MEANS FOR VARYING THE RESISTANCE OF SAID VARIABLE RESISTOR IN RESPONSE TO A CONTROL SIGNAL; AND DEGENERATIVE FEEDBACK CIRCUIT MEANS INTERCONNECTING SAID AMPLIFIER OUTPUT TERMINAL AND THE ONE OF SAID TWO SIGNAL INPUT TERMINALS CONNECTED TO SAID FIRST RESISTOR FOR MAINTAINING THE EFFECTIVE RESISTANCE BETWEEN SAID TWO TERMINALS SUBSTANTIALLY EQUAL TO THE VALUE OF SAID FIRST RESISTOR.
Claim 2
Dependent Claim 115 words
A CONSTANT INPUT RESISTANCE AND CONSTANT AMPLITUDE AMPLIFYING CIRCUIT COMPRISING AN AMPLIFIER HAVING AN INPUT TERMINAL AND AN OUTPUT TERMINAL; TWO SIGNAL INPUT TERMINALS; A FIRST RESISTOR AND A VARIABLE RESISTOR CONNECTED IN SERIES CIRCUIT RELATIONSHIP BETWEEN SAID SIGNAL INPUT TERMINALS, THE JUNCTION OF SAID FIRST RESISTOR AND SAID VARIABLE RESISTOR BEING COUPLED TO SAID AMPLIFIER INPUT TERMINAL; MEANS FOR VARYING THE RESISTANCE OF SAID VARIABLE RESISTOR IN RESPONSE TO A CONTROL SIGNAL; AND DEGENERATIVE FEEDBACK CIRCUIT MEANS INTERCONNECTING SAID AMPLIFIER OUTPUT TERMINAL AND THE ONE OF SAID TWO SIGNAL INPUT TERMINALS CONNECTED TO SAID FIRST RESISTOR FOR MAINTAINING THE EFFECTIVE RESISTANCE BETWEEN SAID TWO TERMINALS SUBSTANTIALLY EQUAL TO THE VALUE OF SAID FIRST RESISTOR.

References Cited (Backward Citations)

US2115601A Cited
US2895045A Cited
US3082381A Cited
US3117287A Cited
US3027518A Cited
US3153152A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-01-31 1969-08-02 1970-02-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-01-31 1973-08-02 1974-02-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-01-31 1977-08-02 1978-02-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag