Patent US5104404A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3231862A Expired / Lapsed US ⏱️ 0.0 years remaining

Memory bus control unit

Assignee: International Business Machines Corp
•
Filing: 1960-12-30
•
Granted: 1966-01-25
•
Expires: 1980-12-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Robert T Blosk
  • 👤 Ernest D Foss
  • 👤 Richard E Merwin
  • 👤 James H Pomerene

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 02:17
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18; G06F15/00; G06F15/76; G06F15/78

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 175 words
A DATA HANDLING SYSTEM INCLUDING A PLURALITY OF MEMORY DEVICES FOR STORING DATA, A PLURALITY OF INPUT DEVICES FOR SUPPLYING SIGNALS REPRESENTATIVE OF DATA, A COMMON INPUT BUS COUPLED BETWEEN EACH INPUT DEVICE AND EACH ONE OF THE PLURALITY OF MEMORY DEVICES, A PLURALITY OF OUTPUT DEVICES FOR RECEIVING SIGNALS REPRESENTATIVE OF DATA, A COMMON OUTPUT BUS COUPLED BETWEEN EACH OUTPUT DEVICE AND EACH ONE OF THE PLURALITY OF MEMORY DEVICES, MEANS INCLUDED WITH EACH INPUT DEVICE AND EACH OUTPUT DEVICE FOR SUPPLYING ADDRESS SIGNALS TO EACH ONE OF THE PLURALITY OF MEMORY DEVICES FOR SELECTING A GIVEN STORAGE LOCATION, A MEMORY SELECTION DECORDER INCLUDED WITH EACH INPUT DEVICE AND EACH OUTPUT DEVICE FOR SUPPLYING A SELECT SIGNAL TO A CHOSEN MEMORY DEVICE, AND EACH MEMORY DEVICE INCLUDING A TRIGGER CIRCUIT FOR INDICATING WHETHER THE MEMORY DEVICE IS BUSY OR NOT BUSY, THE TRIGGER CIRCUIT FOR EACH MEMORY DEVICE BEING COUPLED BETWEEN ITS ASSOCIATED MEMORY DEVICE AND EACH ONE OF THE MEMORY SELECTION DECODERS FOR PREVENTING THE SELECTION OF A MEMORY DEVICE WHICH IS BUSY.
Claim 2
Dependent Claim 175 words
A DATA HANDLING SYSTEM INCLUDING A PLURALITY OF MEMORY DEVICES FOR STORING DATA, A PLURALITY OF INPUT DEVICES FOR SUPPLYING SIGNALS REPRESENTATIVE OF DATA, A COMMON INPUT BUS COUPLED BETWEEN EACH INPUT DEVICE AND EACH ONE OF THE PLURALITY OF MEMORY DEVICES, A PLURALITY OF OUTPUT DEVICES FOR RECEIVING SIGNALS REPRESENTATIVE OF DATA, A COMMON OUTPUT BUS COUPLED BETWEEN EACH OUTPUT DEVICE AND EACH ONE OF THE PLURALITY OF MEMORY DEVICES, MEANS INCLUDED WITH EACH INPUT DEVICE AND EACH OUTPUT DEVICE FOR SUPPLYING ADDRESS SIGNALS TO EACH ONE OF THE PLURALITY OF MEMORY DEVICES FOR SELECTING A GIVEN STORAGE LOCATION, A MEMORY SELECTION DECORDER INCLUDED WITH EACH INPUT DEVICE AND EACH OUTPUT DEVICE FOR SUPPLYING A SELECT SIGNAL TO A CHOSEN MEMORY DEVICE, AND EACH MEMORY DEVICE INCLUDING A TRIGGER CIRCUIT FOR INDICATING WHETHER THE MEMORY DEVICE IS BUSY OR NOT BUSY, THE TRIGGER CIRCUIT FOR EACH MEMORY DEVICE BEING COUPLED BETWEEN ITS ASSOCIATED MEMORY DEVICE AND EACH ONE OF THE MEMORY SELECTION DECODERS FOR PREVENTING THE SELECTION OF A MEMORY DEVICE WHICH IS BUSY.

References Cited (Backward Citations)

US3056110A Cited
US3079082A Cited
US3029414A Cited
US3061192A Cited
US3094610A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-01-24 1969-07-26 1970-01-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-01-24 1973-07-26 1974-01-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-01-24 1977-07-26 1978-01-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag