Patent EP0298533A1 successfully refreshed from Google Patents.
← Back to Patent Explorer
US3231728A Expired / Lapsed US ⏱️ 0.0 years remaining

Reset integrator

Assignee: Computer Systems Inc
•
Filing: 1960-07-18
•
Granted: 1966-01-25
•
Expires: 1980-07-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Thaddeus J Kusto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 18:53
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184; G06G7/186; G06G7/1865

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 106 words
A COMPUTING AMPLIFIER SYSTEM COMPRISING AN OPERATIONAL AMPLIFIER HAVING A FIRST FEEBACK LOOP CONNECTED DIRECTLY BETWEEN ITS OUTPUT AND ITS INPUT AND INCLUDING AN INTEGRATING CAPACITOR, AND A SECOND FEEDBACK LOOP CONNECTED DIRECTLY BETWEEN ITS OUTPUT AND ITS INPUT AND INCLUDING A FEEDBACK RESISTOR, TO WHICH FEEDBACK RESISTOR A RESET INPUT RESISTOR IS CONNECTED AT A SUMMING POINT IN SAID SECOND LOOP, AND LOW OUTPUT IMPEDANCE SOURCE MEANS RESPONSIVE TO THE POTENTIAL AT SAID SUMMING POINT SELECTIVELY TO COMPLETE SAID SECOND FEEDBACK LOOP WHEREBY THE OUTPUT POTENTIAL OF SAID OPERATIONAL AMPLIFIER MAY BE RAPIDLY RESET TO THE VALUE OF A POTENTIAL APPLIED VIA SAID INPUT RESISTOR.
Claim 2
Dependent Claim 106 words
A COMPUTING AMPLIFIER SYSTEM COMPRISING AN OPERATIONAL AMPLIFIER HAVING A FIRST FEEBACK LOOP CONNECTED DIRECTLY BETWEEN ITS OUTPUT AND ITS INPUT AND INCLUDING AN INTEGRATING CAPACITOR, AND A SECOND FEEDBACK LOOP CONNECTED DIRECTLY BETWEEN ITS OUTPUT AND ITS INPUT AND INCLUDING A FEEDBACK RESISTOR, TO WHICH FEEDBACK RESISTOR A RESET INPUT RESISTOR IS CONNECTED AT A SUMMING POINT IN SAID SECOND LOOP, AND LOW OUTPUT IMPEDANCE SOURCE MEANS RESPONSIVE TO THE POTENTIAL AT SAID SUMMING POINT SELECTIVELY TO COMPLETE SAID SECOND FEEDBACK LOOP WHEREBY THE OUTPUT POTENTIAL OF SAID OPERATIONAL AMPLIFIER MAY BE RAPIDLY RESET TO THE VALUE OF A POTENTIAL APPLIED VIA SAID INPUT RESISTOR.

References Cited (Backward Citations)

US2675469A Cited
US2789761A Cited
US2750110A Cited
US2843736A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-01-24 1969-07-26 1970-01-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-01-24 1973-07-26 1974-01-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-01-24 1977-07-26 1978-01-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag