← Back to Patent Explorer
US3218444A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal converter

Assignee: Unisys Corp
•
Filing: 1962-03-29
•
Granted: 1965-11-16
•
Expires: 1982-03-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Mollinga Thomas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 21:12
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/18; G06G7/184

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 147 words
A SIGNAL CONVERTER COMPRISING: A SUMMING NETWORK HAVING FIRST AND SECOND INPUT TERMINALS AND AN OUTPUT TERMINAL, THE SUMMING NETWORK BEING ARRANGED TO HAVE A VOLTAGE GAIN SUBSTANTIALLY EQUAL TO UNITY; FIRST AND SECOND IMPEDANCE ELEMENTS CONNECTED IN SERIES BETWEEN THE OUTPUT TERMINAL OF THE SUMMING NETWORK AND A CONSTANT VOLTAGE SOURCE, RESPECTIVELY, THE IMPEDANCE ELEMENTS BEING A RESISTOR AND A CAPACITOR; OUTPUT MEANS COUPLED TO THE SERIES JUNCTION BETWEEN THE FIRST AND SECOND IMPEDANCE ELEMENTS FOR DETECTING AN OUTPUT VOLTAGE DEVELOPED ACROSS THE SECOND IMPEDANCE ELEMENT IN RESPONSE TO AN INPUT VOLTAGE SIGNAL APPLIED TO THE FIRST INPUT TERMINAL OF THE SUMMING NETWORK; AND MEANS FOR DIRECTLY APPLYING THE OUTPUT VOLTAGE TO THE SECOND INPUT TERMINAL OF THE SUMMING NETWORK SUCH THAT A VOLTAGE EQUAL TO A SUM OF THE INPUT VOLTAGE AND THE OUTPUT VOLTAGE IS DEVELOPED AT THE OUTPUT TERMINAL OF THE SUMMING NETWORK.
Claim 2
Dependent Claim 147 words
A SIGNAL CONVERTER COMPRISING: A SUMMING NETWORK HAVING FIRST AND SECOND INPUT TERMINALS AND AN OUTPUT TERMINAL, THE SUMMING NETWORK BEING ARRANGED TO HAVE A VOLTAGE GAIN SUBSTANTIALLY EQUAL TO UNITY; FIRST AND SECOND IMPEDANCE ELEMENTS CONNECTED IN SERIES BETWEEN THE OUTPUT TERMINAL OF THE SUMMING NETWORK AND A CONSTANT VOLTAGE SOURCE, RESPECTIVELY, THE IMPEDANCE ELEMENTS BEING A RESISTOR AND A CAPACITOR; OUTPUT MEANS COUPLED TO THE SERIES JUNCTION BETWEEN THE FIRST AND SECOND IMPEDANCE ELEMENTS FOR DETECTING AN OUTPUT VOLTAGE DEVELOPED ACROSS THE SECOND IMPEDANCE ELEMENT IN RESPONSE TO AN INPUT VOLTAGE SIGNAL APPLIED TO THE FIRST INPUT TERMINAL OF THE SUMMING NETWORK; AND MEANS FOR DIRECTLY APPLYING THE OUTPUT VOLTAGE TO THE SECOND INPUT TERMINAL OF THE SUMMING NETWORK SUCH THAT A VOLTAGE EQUAL TO A SUM OF THE INPUT VOLTAGE AND THE OUTPUT VOLTAGE IS DEVELOPED AT THE OUTPUT TERMINAL OF THE SUMMING NETWORK.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-11-15 1969-05-17 1969-11-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-11-15 1973-05-17 1973-11-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-11-15 1977-05-17 1977-11-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag