← Back to Patent Explorer
US3217176A Expired / Lapsed US ⏱️ 0.0 years remaining

Gate circuit for providing integral pulses

Assignee: RCA Corp
•
Filing: 1962-05-22
•
Granted: 1965-11-09
•
Expires: 1982-05-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Chin Henry

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 14:56
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/72

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 155 words
THE COMBINATION OF MEANS FOR GATING AN INTEGRAL NUMBER OF PULSES IN SEQUENCE OF INPUT PULSES HAVING FIRST AND SECOND LEVELS UNDER THE CONTROL OF A GATING SIGNAL COMPRISING, SWITCH MEANS ACTIVATED BY SAID GATING SIGNAL AND SAID SEQUENCE OF INPUT PULSES FOR PRODUCING A CONTROL SIGNAL STARTING WITH THE FIRST OCCURRENCE OF THE FIRST LEVEL OF SAID INPUT PULSES AND EXTENDING FOR THE REMAINING DURATION OF SAID GATE SIGNAL, GATE MEANS COUPLED TO RECEIVE SAID CONTROL SIGNAL AND SAID SEQUENCE OF INPUT PULSES FOR PRODUCING A SESEQUENCE OF CONTROL PULSES OF OPPOSITE PHASE TO SAID INPUT PULSES STARTING WITH THE FIRST OCCURRENCE OF THE SECOND LEVEL OF SAID INPUT PULSES AND EXTENDING FOR THE REMAINING DURATION OF SAID GATE SIGNAL, AND BISTABLE CIRCUIT MEANS COUPLED TO BE SET BY SAID INPUT PULSES AND RESET BY SAID CONTROL PULSES TO PRODUCE AN INTEGRAL NUMBER OF OUTPUT PULSES OF THE SAME PERIOD AS SAID INPUT PULSES.
Claim 2
Dependent Claim 155 words
THE COMBINATION OF MEANS FOR GATING AN INTEGRAL NUMBER OF PULSES IN SEQUENCE OF INPUT PULSES HAVING FIRST AND SECOND LEVELS UNDER THE CONTROL OF A GATING SIGNAL COMPRISING, SWITCH MEANS ACTIVATED BY SAID GATING SIGNAL AND SAID SEQUENCE OF INPUT PULSES FOR PRODUCING A CONTROL SIGNAL STARTING WITH THE FIRST OCCURRENCE OF THE FIRST LEVEL OF SAID INPUT PULSES AND EXTENDING FOR THE REMAINING DURATION OF SAID GATE SIGNAL, GATE MEANS COUPLED TO RECEIVE SAID CONTROL SIGNAL AND SAID SEQUENCE OF INPUT PULSES FOR PRODUCING A SESEQUENCE OF CONTROL PULSES OF OPPOSITE PHASE TO SAID INPUT PULSES STARTING WITH THE FIRST OCCURRENCE OF THE SECOND LEVEL OF SAID INPUT PULSES AND EXTENDING FOR THE REMAINING DURATION OF SAID GATE SIGNAL, AND BISTABLE CIRCUIT MEANS COUPLED TO BE SET BY SAID INPUT PULSES AND RESET BY SAID CONTROL PULSES TO PRODUCE AN INTEGRAL NUMBER OF OUTPUT PULSES OF THE SAME PERIOD AS SAID INPUT PULSES.

References Cited (Backward Citations)

CA611460A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-11-08 1969-05-10 1969-11-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-11-08 1973-05-10 1973-11-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-11-08 1977-05-10 1977-11-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag