← Back to Patent Explorer
US3215851A Expired / Lapsed US ⏱️ 0.0 years remaining

Emitter follower with nonsaturating driver

Assignee: Lanteris Space LLC
•
Filing: 1955-10-25
•
Granted: 1965-11-02
•
Expires: 1975-10-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 James T Warnock

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 05:22
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3083; H03F3/3084; H03F3/50

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 171 words
IN A SIGNAL TRANSFER CIRCUIT, A FIRST TRANSISTOR HAVING AN EMITTER, A COLLECTOR AND A BASE ELECTRODE, MEANS MAINTAINING SAID EMITTER AT GROUND POTENTIAL, A LOAD RESISTOR CONNECTED TO SAID COLLECTOR, MEANS SUPPLYING A BIASING POTENTIAL TO SAID COLLECTOR THROUGH SAID RESISTOR, MEANS SUPPLYING A BIASING POTENTIAL TO SAID BASE ELECTRODE, A SIGNAL INPUT CONNECTION TO SAID BASE ELECTRODE, MEANS FOR PREVENTING THE POTENTIAL OF SAID COLLECTOR FROM REACHING A VALUE TO CAUSE SATURATION OF SAID TRANSISTOR, A SECOND TRANSISTOR, MEANS FOR SUPPLYING SIGNAL FROM SAID FIRST TRANSISTOR TO SAID SECOND TRANSISTOR, SAID SECOND TRANSISTOR BEING CONDUCTIVE AND PROVIDING A LOW IMPEDANCE TRANSFER PATH WHEN THE SIGNAL SUPPLIED THERETO SWINGS IN ONE POLARITY DIRECTION AND BECOMING SUBSTANTIALLY NON-CONDUCTIVE AND PRESENTING HIGH IMPEDANCE WHEN THE SIGNAL SWINGS IN THE OTHER POLARITY DIRECTION, AND A UNILATERALLY CONDUCTIVE DEVICE CONNECTED DIRECTLY IN SHUNT WITH SAID PATH TO PROVIDE A LOW IMPEDANCE TRANSFER PATH ABOUT SAID SECOND TRANSISTOR WHEN THE LATTER IS SUBSTANTIALLY NON-CONDUCTIVE AND TO PRESENT HIGH IMPEDANCE WHEN SAID SECOND TRANSISTOR IS CONDUCTIVE.
Claim 2
Dependent Claim 171 words
IN A SIGNAL TRANSFER CIRCUIT, A FIRST TRANSISTOR HAVING AN EMITTER, A COLLECTOR AND A BASE ELECTRODE, MEANS MAINTAINING SAID EMITTER AT GROUND POTENTIAL, A LOAD RESISTOR CONNECTED TO SAID COLLECTOR, MEANS SUPPLYING A BIASING POTENTIAL TO SAID COLLECTOR THROUGH SAID RESISTOR, MEANS SUPPLYING A BIASING POTENTIAL TO SAID BASE ELECTRODE, A SIGNAL INPUT CONNECTION TO SAID BASE ELECTRODE, MEANS FOR PREVENTING THE POTENTIAL OF SAID COLLECTOR FROM REACHING A VALUE TO CAUSE SATURATION OF SAID TRANSISTOR, A SECOND TRANSISTOR, MEANS FOR SUPPLYING SIGNAL FROM SAID FIRST TRANSISTOR TO SAID SECOND TRANSISTOR, SAID SECOND TRANSISTOR BEING CONDUCTIVE AND PROVIDING A LOW IMPEDANCE TRANSFER PATH WHEN THE SIGNAL SUPPLIED THERETO SWINGS IN ONE POLARITY DIRECTION AND BECOMING SUBSTANTIALLY NON-CONDUCTIVE AND PRESENTING HIGH IMPEDANCE WHEN THE SIGNAL SWINGS IN THE OTHER POLARITY DIRECTION, AND A UNILATERALLY CONDUCTIVE DEVICE CONNECTED DIRECTLY IN SHUNT WITH SAID PATH TO PROVIDE A LOW IMPEDANCE TRANSFER PATH ABOUT SAID SECOND TRANSISTOR WHEN THE LATTER IS SUBSTANTIALLY NON-CONDUCTIVE AND TO PRESENT HIGH IMPEDANCE WHEN SAID SECOND TRANSISTOR IS CONDUCTIVE.

References Cited (Backward Citations)

US2585077A Cited
US2662122A Cited
US2666818A Cited
US2705287A Cited
US2789164A Cited
US2764643A Cited
US2744169A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-11-01 1969-05-03 1969-11-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-11-01 1973-05-03 1973-11-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-11-01 1977-05-03 1977-11-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag