← Back to Patent Explorer
US3210756A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic digitizing circuits

Assignee: L3Harris Interstate Electronics Corp
•
Filing: 1963-03-11
•
Granted: 1965-10-05
•
Expires: 1983-03-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 John F Flood

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 12:48
CPC Classifications
H; H03; H03M; H03M7/00; H03M7/14; H03M7/16; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03M1/00; H03M1/06; H03M1/08

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 144 words
A SIGNAL SAMPLING CIRCUIT INTO WHICH BINARY INFORMATION IS SUPPLIED IN A PLURALITY OF PARALLEL CIRCUITS INDIVIDUALLY REPRESENTATIVE OF DIFFERENT POWERS OF 2 BETWEEN 2O AND 2N, WHERE N REPRESENTS THE NUMBER OF BITS INTO WHICH SELECTION IS MADE, WHICH COMPRISES MEANS TO CONVERT THE BINARY SIGNALS IN THE PARALLEL CIRCUITS INTO A REFLECTED BINARY SIGNAL SERIES IN SIMILARLY ARRANGED PARALLEL CIRCUITS, A STORAGE MEANS CONNECTED TO RECEIVE THE REFLECTED BINARY SIGNAL INFORMATION ASYNCHRONOUSLY, MEANS FOR TRIGGERING THE STORAGE MEANS TO RELEASE THE STORED INFORMATION FROM THE STORAGE MEANS SIMULTANEOUSLY AND SYNCHRONOUSLY IN ALL PARALLEL PATHS, ANALOG-TYPE FILTER MEANS CONNECTED IN EACH OF THE PARALLEL DIGITAL CIRCUIT PATHS BETWEEN THE CONVERTING MEANS AND THE STORAGE MEANS TO FILTER HIGH-FREQUENCY COMPONENTS FROM THE INFORMATION SUPPLIED TO THE STORAGE MEANS, AND A LOAD CIRCUIT TO RECEIVE THE STORAGE OUTPUT FOR CONVERSION TO A SELECTED SIGNAL FORM.
Claim 2
Dependent Claim 144 words
A SIGNAL SAMPLING CIRCUIT INTO WHICH BINARY INFORMATION IS SUPPLIED IN A PLURALITY OF PARALLEL CIRCUITS INDIVIDUALLY REPRESENTATIVE OF DIFFERENT POWERS OF 2 BETWEEN 2O AND 2N, WHERE N REPRESENTS THE NUMBER OF BITS INTO WHICH SELECTION IS MADE, WHICH COMPRISES MEANS TO CONVERT THE BINARY SIGNALS IN THE PARALLEL CIRCUITS INTO A REFLECTED BINARY SIGNAL SERIES IN SIMILARLY ARRANGED PARALLEL CIRCUITS, A STORAGE MEANS CONNECTED TO RECEIVE THE REFLECTED BINARY SIGNAL INFORMATION ASYNCHRONOUSLY, MEANS FOR TRIGGERING THE STORAGE MEANS TO RELEASE THE STORED INFORMATION FROM THE STORAGE MEANS SIMULTANEOUSLY AND SYNCHRONOUSLY IN ALL PARALLEL PATHS, ANALOG-TYPE FILTER MEANS CONNECTED IN EACH OF THE PARALLEL DIGITAL CIRCUIT PATHS BETWEEN THE CONVERTING MEANS AND THE STORAGE MEANS TO FILTER HIGH-FREQUENCY COMPONENTS FROM THE INFORMATION SUPPLIED TO THE STORAGE MEANS, AND A LOAD CIRCUIT TO RECEIVE THE STORAGE OUTPUT FOR CONVERSION TO A SELECTED SIGNAL FORM.

References Cited (Backward Citations)

US2762563A Cited
US2834011A Cited
US3003071A Cited
US2987630A Cited
US3035257A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-10-04 1969-04-05 1969-10-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-10-04 1973-04-05 1973-10-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-10-04 1977-04-05 1977-10-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag