US3209173A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Monostable circuit for generating pulses of short duration
Assignee: RCA Corp
•
Filing: 1963-03-04
•
Granted: 1965-09-28
•
Expires: 1983-03-04
Abstract
No abstract record available.
Inventors
- 👤 William G Rumble
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 21:07
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/284
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
133 words
A MONOSTABLE CIRCUIT COMPRISING: FIRST AND SECOND TRANSISTORS EACH HAVING BASE, EMITTER AND COLLECTOR ELECTRODES AND HAVING A COMMON EMITTER RESISTOR CONNECTED TO A POINT OF REFERENCE POTENTIAL; MEANS CONNECTING THE BASE ELECTRODE OF THE SECOND TRANSISTOR TO A POINT OF FIXED POTENTIAL HAVING A VALUE TO NORMALLY BIAS THE SECOND TRANSISTOR INTO CONDUCTION; MEANS FOR SELECTIVELY VARYING THE VOLTAGE AT THE BASE ELECTRODE OF THE FIRST TRANSISTOR TO TURN SAID FIRST TRANSISTOR ON MOMENTARILY; FEEDBACK MEANS CONNECTED BETWEEN THE COLLECTOR ELECTRODE OF THE SECOND TRANSISTOR AND THE EMITTERS OF SAID FIRST AND SECOND TRANSISTORS AND INCLUDING A TIMING CAPACITOR HAVING ONE TERMINAL CONNECTED TO SAID EMITTERS; AND MEANS CONNECTED AT THE OTHER TERMINAL OF SAID CAPACITOR FOR DISCHARGING THE CAPACITOR WHEN THE SECOND TRANSISTOR SWITCHES FROM THE OFF TO THE ON CONDITION.
Claim 2
Dependent Claim
133 words
A MONOSTABLE CIRCUIT COMPRISING: FIRST AND SECOND TRANSISTORS EACH HAVING BASE, EMITTER AND COLLECTOR ELECTRODES AND HAVING A COMMON EMITTER RESISTOR CONNECTED TO A POINT OF REFERENCE POTENTIAL; MEANS CONNECTING THE BASE ELECTRODE OF THE SECOND TRANSISTOR TO A POINT OF FIXED POTENTIAL HAVING A VALUE TO NORMALLY BIAS THE SECOND TRANSISTOR INTO CONDUCTION; MEANS FOR SELECTIVELY VARYING THE VOLTAGE AT THE BASE ELECTRODE OF THE FIRST TRANSISTOR TO TURN SAID FIRST TRANSISTOR ON MOMENTARILY; FEEDBACK MEANS CONNECTED BETWEEN THE COLLECTOR ELECTRODE OF THE SECOND TRANSISTOR AND THE EMITTERS OF SAID FIRST AND SECOND TRANSISTORS AND INCLUDING A TIMING CAPACITOR HAVING ONE TERMINAL CONNECTED TO SAID EMITTERS; AND MEANS CONNECTED AT THE OTHER TERMINAL OF SAID CAPACITOR FOR DISCHARGING THE CAPACITOR WHEN THE SECOND TRANSISTOR SWITCHES FROM THE OFF TO THE ON CONDITION.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1968-09-27 | 1969-03-29 | 1969-09-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1972-09-27 | 1973-03-29 | 1973-09-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1976-09-27 | 1977-03-29 | 1977-09-28 | $7700.00 | Window Closed / Lapsed |