← Back to Patent Explorer
US3204192A Expired / Lapsed US ⏱️ 0.0 years remaining

Low insertion loss unilateralization structure

Assignee: Westinghouse Electric Corp
•
Filing: 1961-02-15
•
Granted: 1965-08-31
•
Expires: 1981-02-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Irving F Barditch
  • 👤 Bento Robert
  • 👤 Freeman William

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 11:39
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/189; H03F3/19; H03F3/191; H03F3/195

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 147 words
A UNILATERALIZATION DEVICE COMPRISING, IN COMBINATION, INPUT CIRCUIT MEANS INCLUDING A GROUND TERMINAL, FIRST TRANSISTOR MEANS CONNECTED AS A GROUNDED EMITTER OPERATIVELY CONNECTED TO THE INPUT CIRCUIT MEANS FOR AMPLIFYING A SIGNAL APPLIED TO THE INPUT CIRCUIT MEANS AND SHIFTING THE PHASE OF SIGNAL SUBSTANTIALY 180*, SECOND TRANSISTOR MEANS CONNECTED AS AN EMITTER FOLLOWER AND HAVING THE EMITTER THEREOF CONNECTED TO THE INPUT CIRCIUT MEANS, OTHER CIRCUIT MEANS INCLUDING PHASE SHIFT MEANS OPERATIVELY CONNECTING THE OUTPUT OF THE FIRST TRANSISTOR MEANS TO THE INPUT OF THE SECOND TRANSISTOR MEANS, AND THIRD TRANSISTOR MEANS CONSTITUTING AN OUTPUT ISOLATION DEVICE, SAID THIRD TRANSISTOR MEANS BEING OPERATIVELY CONNECTED TO SAID OTHER CIRCUIT MEANS WHEREBY SIGNALS LEAKING THROUGH THE THIRD TRANSISTOR MEANS IN A REVERSE DIRECTION ARE EFFECTIVELY OFFERED A LOW IMPEDANCE TO GROUND AND ARE THEREBY ATTENUATED AND DO NOT APPEAR IN ANY SUBSTANTIAL AMPLITUDE IN SAID INPUT CIRCUIT MEANS.
Claim 2
Dependent Claim 147 words
A UNILATERALIZATION DEVICE COMPRISING, IN COMBINATION, INPUT CIRCUIT MEANS INCLUDING A GROUND TERMINAL, FIRST TRANSISTOR MEANS CONNECTED AS A GROUNDED EMITTER OPERATIVELY CONNECTED TO THE INPUT CIRCUIT MEANS FOR AMPLIFYING A SIGNAL APPLIED TO THE INPUT CIRCUIT MEANS AND SHIFTING THE PHASE OF SIGNAL SUBSTANTIALY 180*, SECOND TRANSISTOR MEANS CONNECTED AS AN EMITTER FOLLOWER AND HAVING THE EMITTER THEREOF CONNECTED TO THE INPUT CIRCIUT MEANS, OTHER CIRCUIT MEANS INCLUDING PHASE SHIFT MEANS OPERATIVELY CONNECTING THE OUTPUT OF THE FIRST TRANSISTOR MEANS TO THE INPUT OF THE SECOND TRANSISTOR MEANS, AND THIRD TRANSISTOR MEANS CONSTITUTING AN OUTPUT ISOLATION DEVICE, SAID THIRD TRANSISTOR MEANS BEING OPERATIVELY CONNECTED TO SAID OTHER CIRCUIT MEANS WHEREBY SIGNALS LEAKING THROUGH THE THIRD TRANSISTOR MEANS IN A REVERSE DIRECTION ARE EFFECTIVELY OFFERED A LOW IMPEDANCE TO GROUND AND ARE THEREBY ATTENUATED AND DO NOT APPEAR IN ANY SUBSTANTIAL AMPLITUDE IN SAID INPUT CIRCUIT MEANS.

References Cited (Backward Citations)

US2617930A Cited
US2958825A Cited
US2936424A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-08-30 1969-03-01 1969-08-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-08-30 1973-03-01 1973-08-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-08-30 1977-03-01 1977-08-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag